The Library will be performing maintenance on UWSpace on October 2nd, 2024. UWSpace will be offline for all UW community members during this time.
 

Analysis and Design of Clock-glitch Fault Injection within an FPGA

dc.contributor.authorDadjou, Masoumeh
dc.date.accessioned2013-09-27T17:53:54Z
dc.date.available2013-09-27T17:53:54Z
dc.date.issued2013-09-27T17:53:54Z
dc.date.submitted2013
dc.description.abstractIn modern cryptanalysis, an active attacker may induce errors during the computation of a cryptographic algorithm and exploit the faulty results to extract information about the secret key in embedded systems. This kind of attack is called a fault attack. There have been various attack mechanisms with diff erent fault models proposed in the literature. Among them, clock glitch faults support practically dangerous fault attacks on cryptosystems. This thesis presents an FPGA-based practical testbed for characterizing exploitable clock glitch faults and uniformly evaluating cryptographic systems against them. Concentrating on Advanced Encryption Standard (AES), simulation and experimental results illustrates proper features for the clock glitches generated by the implemented on-chip glitch generator. These glitches can be injected reliably with acceptably accurate timing. The produced faults are random but their eff ect domain is finely controllable by the attacker. These features makes clock glitch faults practically suitable for future possible complete fault attacks on AES. This research is important for investigating the viability and analysis of fault injections on various cryptographic functions in future embedded systems.en
dc.identifier.urihttp://hdl.handle.net/10012/7964
dc.language.isoenen
dc.pendingfalseen
dc.publisherUniversity of Waterlooen
dc.subjectfault attacken
dc.subjectclock glitchen
dc.subjectAESen
dc.subjectFPGAen
dc.subject.programElectrical and Computer Engineeringen
dc.titleAnalysis and Design of Clock-glitch Fault Injection within an FPGAen
dc.typeMaster Thesisen
uws-etd.degreeMaster of Applied Scienceen
uws-etd.degree.departmentElectrical and Computer Engineeringen
uws.peerReviewStatusUnrevieweden
uws.scholarLevelGraduateen
uws.typeOfResourceTexten

Files

Original bundle
Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
Dadjou_Masoumeh.pdf
Size:
1.2 MB
Format:
Adobe Portable Document Format
License bundle
Now showing 1 - 1 of 1
No Thumbnail Available
Name:
license.txt
Size:
251 B
Format:
Item-specific license agreed upon to submission
Description: