Statistics for Analysis and Design of Clock-glitch Fault Injection within an FPGA