Show simple item record

dc.contributor.authorEtawil, Hussein A. Y.en
dc.date.accessioned2006-07-28 20:13:36 (GMT)
dc.date.available2006-07-28 20:13:36 (GMT)
dc.date.issued1999en
dc.date.submitted1999en
dc.identifier.urihttp://hdl.handle.net/10012/598
dc.formatapplication/pdfen
dc.format.extent881891 bytes
dc.format.mimetypeapplication/pdf
dc.language.isoenen
dc.publisherUniversity of Waterlooen
dc.rightsCopyright: 1999, Etawil, Hussein A. Y.. All rights reserved.en
dc.subjectHarvested from Collections Canadaen
dc.titleConvex optimization and utility theory, new trends in VLSI circuit layouten
dc.typeDoctoral Thesisen
dc.pendingfalseen
uws-etd.degreePh.D.en
uws.typeOfResourceTexten
uws.peerReviewStatusUnrevieweden
uws.scholarLevelGraduateen


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record


UWSpace

University of Waterloo Library
200 University Avenue West
Waterloo, Ontario, Canada N2L 3G1
519 888 4883

All items in UWSpace are protected by copyright, with all rights reserved.

DSpace software

Service outages