Hardware Implementations of the Lightweight Welch-Gong Stream Cipher Family using Polynomial Bases
| dc.contributor.author | Sattarov, Marat | |
| dc.date.accessioned | 2019-01-28T15:02:40Z | |
| dc.date.available | 2019-01-28T15:02:40Z | |
| dc.date.issued | 2019-01-28 | |
| dc.date.submitted | 2019-01-25 | |
| dc.description.abstract | In this thesis we develop a parametrized generic hardware implementation for the Welch-Gong (WG) stream cipher family for low power and low cost applications. WG stream ciphers operate over finite fields, and are comprised of Linear Feedback Shift Register (LFSR) and non-linear WG transformation as filtering function. These stream ciphers provide mathematically proven keystream properties. We begin with design of individual components that perform cryptographic functions. Then we construct WG transformation using these components and perform analysis of dependency between de- sign parameters and circuit area pre place-and-route for ASIC and two FPGAs. We also explored a second implementation approach that uses constant arrays or lookup tables generated with GAP by Zidaric. Finally, instances of the complete cipher of different sizes from WG-5 to WG-16 that output from 1 to 32 bits / cycle are shown, and their performance and area is analyzed for 65nm CMOS technology post place-and-route. | en |
| dc.identifier.uri | http://hdl.handle.net/10012/14437 | |
| dc.language.iso | en | en |
| dc.pending | false | |
| dc.publisher | University of Waterloo | en |
| dc.subject | stream cipher | en |
| dc.subject | encryption | en |
| dc.subject | communication | en |
| dc.subject | security | en |
| dc.subject | VHDL | en |
| dc.subject | digital | en |
| dc.subject | hardware | en |
| dc.subject | WG | en |
| dc.subject | Welch-Gong | en |
| dc.title | Hardware Implementations of the Lightweight Welch-Gong Stream Cipher Family using Polynomial Bases | en |
| dc.type | Master Thesis | en |
| uws-etd.degree | Master of Applied Science | en |
| uws-etd.degree.department | Electrical and Computer Engineering | en |
| uws-etd.degree.discipline | Electrical and Computer Engineering | en |
| uws-etd.degree.grantor | University of Waterloo | en |
| uws.contributor.advisor | Aagaard, Mark | |
| uws.contributor.affiliation1 | Faculty of Engineering | en |
| uws.peerReviewStatus | Unreviewed | en |
| uws.published.city | Waterloo | en |
| uws.published.country | Canada | en |
| uws.published.province | Ontario | en |
| uws.scholarLevel | Graduate | en |
| uws.typeOfResource | Text | en |