UWSpace is currently experiencing technical difficulties resulting from its recent migration to a new version of its software. These technical issues are not affecting the submission and browse features of the site. UWaterloo community members may continue submitting items to UWSpace. We apologize for the inconvenience, and are actively working to resolve these technical issues.
 

Second-Generation Stack Computer Architecture

dc.contributor.authorLaForest, Charles Eric
dc.date.accessioned2016-09-08T19:50:56Z
dc.date.available2016-09-08T19:50:56Z
dc.date.issued2007
dc.descriptionThe Independent Studies program closed in 2016. This thesis was one of 25 accepted by Library for long-term preservation and presentation in UWSpace.en
dc.description.abstractIt is commonly held in current computer architecture literature that stack-based computers were entirely superseded by the combination of pipelined, integrated microprocessors and improved compilers. While correct, the literature omits a second, new generation of stack computers that emerged at the same time. In this thesis, I develop historical, qualitative, and quantitative distinctions between the first and second generations of stack computers. I present a rebuttal of the main arguments against stack computers and show that they are not applicable to those of the second generation. I also present an example of a small, modern stack computer and compare it to the MIPS architecture. The results show that second-generation stack computers have much better performance for deeply nested or recursive code, but are correspondingly worse for iterative code. The results also show that even though the stack computer’s zero-operand instruction format only moderately increases the code density, it significantly reduces instruction memory bandwidth.en
dc.identifier.urihttp://hdl.handle.net/10012/10810
dc.language.isoenen
dc.publisherUniversity of Waterlooen
dc.relation.ispartofseriesIS 310, Thesis Phase Ien
dc.relation.ispartofseriesIS 320, Thesis Phase IIen
dc.subjectstack computersen
dc.subjectMIPS architectureen
dc.subjectiterative codeen
dc.subjectnested codeen
dc.subjectrecursive codeen
dc.subjectzero-operand instruction formaten
dc.subjectinstruction memory bandwidthen
dc.titleSecond-Generation Stack Computer Architectureen
dc.typeBachelor Thesisen
uws-etd.degreeBachelor of Independent Studiesen
uws-etd.degree.departmentIndependent Studiesen
uws-etd.degree.disciplineIndependent Studiesen
uws.contributor.advisorMorton, Andrew
uws.contributor.advisorSteffan, Gregory
uws.contributor.affiliation1Faculty of Artsen
uws.peerReviewStatusUnrevieweden
uws.published.cityWaterlooen
uws.published.countryCanadaen
uws.published.provinceOntarioen
uws.scholarLevelUndergraduateen
uws.typeOfResourceTexten

Files

Original bundle
Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
LaForest_Eric.pdf
Size:
1.88 MB
Format:
Adobe Portable Document Format