All users be aware: UWSpace has been experiencing unusually long wait times during the depositing process. If you are a graduate student depositing a thesis, it is recommended that while the browser is loading that you do not try to close the connection. If you receive an error or a timeout message, please logout and then log back in. Please do not recreate and resend a new thesis deposit. In most cases, despite the error message, your deposit has successfully been sent to be reviewed. You can verify this by checking under the ‘deposits being reviewed page’. We apologize for the inconvenience. We are working hard to resolve this issue quickly.
Header Parsing Logic in Network Switches Using Fine and Coarse-Grained Dynamic Reconfiguration Strategies
Current ASIC only designs which interface with a general purpose processor are fairly restricted as far as their ability to be upgraded after fabrication. The primary intent of the research
documented in this thesis is to determine if the inclusion of FPGAs in existing ASIC designs can be considered as an option for alleviating this constraint by analyzing the performance of
such a framework as a replacement for the parsing logic in a typical network switch.
This thesis also covers an ancilliary goal of the research which is to compare the various methods used to reconfigure modern FPGAs, including the use of self initiated dynamic partial
reconfiguration, in regards to the degree in which they interrupt the operation of the device in which an FPGA is embedded. This portion of the research is also conducted in the context of a
network switch and focuses on the ability of the network switch to reconfigure itself dynamically when presented with a new type of network traffic.