Browsing Theses by Subject "Formal verification"
Now showing items 1-1 of 1
-
Formal Methods in Quantum Circuit Design
(University of Waterloo, 2019-02-26)The design and compilation of correct, efficient quantum circuits is integral to the future operation of quantum computers. This thesis makes contributions to the problems of optimizing and verifying quantum circuits, with ...