Jesuthasan, Jude Arun Selvan(University of Waterloo, 2015-07-10)
In the modern deep-submicron Very Large Integrated Circuit(VLSI) design flow intercon-
nect delays are becoming major limiting factor for timing closure. Traditional placement
algorithms such as routability-driven placement ...