Browsing Engineering (Faculty of) by Subject "64-bit"
Now showing items 1-1 of 1
-
Design of Soft Error Robust High Speed 64-bit Logarithmic Adder
(University of Waterloo, 2009-01-20)Continuous scaling of the transistor size and reduction of the operating voltage have led to a significant performance improvement of integrated circuits. However, the vulnerability of the scaled circuits to transient data ...