Now showing items 1-1 of 1

    • Design of Soft Error Robust High Speed 64-bit Logarithmic Adder 

      Shah, Jaspal Singh (University of Waterloo, 2009-01-20)
      Continuous scaling of the transistor size and reduction of the operating voltage have led to a significant performance improvement of integrated circuits. However, the vulnerability of the scaled circuits to transient data ...

      UWSpace

      University of Waterloo Library
      200 University Avenue West
      Waterloo, Ontario, Canada N2L 3G1
      519 888 4883

      All items in UWSpace are protected by copyright, with all rights reserved.

      DSpace software

      Service outages