Browsing University of Waterloo by Subject "memory architecture"
Now showing items 1-1 of 1
-
Duetto: Latency Guarantees at Minimal Performance Cost
(IEEE Design, Automation and Test in Europe Conference (DATE), 2021-02-05)The management of shared hardware resources in multi-core platforms has been characterized by a fundamental trade-off: high-performance arbiters typically employed in COTS systems offer no worst-case guarantees, while ...