Statistics for Guarded Evaluation: An Algorithm for Dynamic Power Reduction in FPGAs