Statistics for Design Techniques for Lithography-Friendly Nanometer CMOS Integrated Circuits