Statistics for Soft Error Resistant Design of the AES Cipher Using SRAM-based FPGA