Now showing items 1-1 of 1
Test Chip Design for Process Variation Characterization in 3D Integrated Circuits
(University of Waterloo, 2013-09-23)
A test chip design is presented for the characterization of process variations and Through Silicon Via (TSV) induced mechanical stress in 3D integrated circuits. The chip was de- signed, layed-out, and taped-out for ...