Browsing Engineering (Faculty of) by Subject "Verilog"
Now showing items 1-1 of 1
-
Simplifying the Creation of Multi-core Processors: An Interconnection Architecture and Tool Framework
(University of Waterloo, 2012-04-25)The contribution of this thesis is two-fold: an on-chip interconnection architecture designed specifically for multi-core processors and a tool framework that simplifies the process of designing a multi-core processor. ...