Now showing items 1-1 of 1
Design and Analysis of an Adjacent Multi-bit Error Correcting Code for Nanoscale SRAMs
(University of Waterloo, 2014-12-02)
Increasing static random access memory (SRAM) bitcell density is a major driving force for semiconductor technology scaling. The industry standard 2x reduction in SRAM bitcell area per technology node has lead to a ...