Browsing University of Waterloo by Author "Guo, Danlu"
Now showing items 1-2 of 2
-
A Composable Worst Case Latency Analysis for Multi-Rank DRAM Devices under Open Row Policy
Wu, Zheng Pei; Pellizzoni, Rodolfo; Guo, Danlu (Springer, 2017-04-12)As multi-core systems are becoming more popular in real-time embedded systems, strict timing requirements for accessing shared resources must be met. In particular, a detailed latency analysis for Double Data Rate Dynamic ... -
A Comprehensive Study of DRAM Controllers in Real-Time Systems
Guo, Danlu (University of Waterloo, 2016-12-23)The DRAM main memory is a critical component and a performance bottleneck of almost all computing systems. Since the DRAM is a shared memory resource on multi-core plat- forms, all cores contend for the memory bandwidth. ...