# High Resolution/Wideband on-Chip Phase-Shifting 

by

Javad Khajehpour

A thesis<br>presented to the University of Waterloo<br>in fulfillment of the thesis requirement for the degree of<br>Doctor of Philosophy in

Electrical and Computer Engineering

Waterloo, Ontario, Canada, 2011
© Javad Khajehpour 2011

## Declaration

I hereby declare that I am the sole author of this thesis. This is a true copy of the thesis, including any required final revisions, as accepted by my examiners.

I understand that my thesis may be made electronically available to the public.

Javad Khajehpour

## Abstract

A new active LO phase shifter was introduced and implemented in a $2 \times 2$ wide band MIMO receiver. The chip was designed with STMicroelectronics 90 nm technology. The main advantages of the proposed phase shifter over previous works included a wide band range, high resolution and small area.

The phase shifter is based on the dependency of the inverter propagation delay on the load capacitance. Simply, by changing the load capacitance of an inverter, a different propagation delay is generated. A number of these controllable delay cells are cascaded to provide the required phase-shift. In order for the delay cells to reduce the required amount of phase-shifting the I\&Q swap circuit is introduced. The I\&Q swap circuitry reduces the phase-shifting by one fourth of the original range.

The wide band phase shifter is suitable for multi-standard radios, since just one phase shifter is needed to support all standards. This capability of the phase shifter could potentially reduce the size of the die and simplify the design. The measurement shows that the phase shifter is able to provide $360^{\circ}$ of phase-shifting at the output base band signal when the LO is varying from 1.5 GHz to 6 GHz . A wider range of the phase shifter is achievable by reducing the capacitance load and increasing the number of cascaded delay cells.

The proposed phase shifter is capable of achieving a very high resolution. The resolution of the phase shifter is a function of the inverter current capability and the load capacitance. The measurements show the average resolution of the proposed phase shifter is about 1.32 ps.

Passive components usually take up a large area on the chip. A MOS capacitor is used as the load to reduce the area of the proposed phase shifter.

A method is proposed to improve the phase shifter stability over the temperature and process variations. This method is based on the fact that the propagation delay of an inverter is inversely proportional to the power supply. Therefore, the phase shifters' power supply must be varied to maintain a relatively constant phase shifter resolution over the temperature and process variations.

## Acknowledgements

I would like to express my appreciation to my advisor Professor Saffiedin Safavi-Naeini for his guidance, knowledge and insight thorough this research. In fact, I am not able to express my gratitude to him in a few words. I would like to thank Professor Manoj Sachdev, Professor Slim Boumaiza, Professor Jim Martin and Professor Jamal Deen for serving on my committee and for their constructive feedback and criticism. I also wish to express gratefulness to ON Semiconductor for supporting this research.

I would like to thank Chris Beg who helped me on designing the test board and developing the application program, Bill Jolly from MEMS lab for his lab support and Phil Regier for his CAD support.

I have to express my gratitude to my parents who have always believed in me and taught me to do my best. I also would like to thank my brother Professor Amir Khajehpour for his support and encouragement.

I am deeply indebted to my wife Tahmineh who encouraged me to enter the PhD program and also my son Arad who brought us lots of love and joy.

## Dedication

I would like to dedicate this thesis to my wife Tahmineh and my son Arad.

## Table of Contents

Declaration ..... ii
Abstract ..... iii
Acknowledgements ..... iv
Dedication ..... v
List of Figures ..... viii
List of Tables ..... xii
Chapter 1 Introduction ..... 1
Chapter 2 Literature Review ..... 4
2.1 RF Phase-Shifting ..... 7
2.2 IF Phase-Shifting ..... 11
2.3 LO Phase-Shifting ..... 12
2.4 DSP Phase-Shifting. ..... 16
2-5 Summary ..... 17
Chapter 3 On-Chip Local Oscillator Path Beam-Forming ..... 20
3.1 Scalable Receiver Beam-Forming Architecture ..... 20
3.2 Phase Shifter ..... 22
3.3 Phase Shifter Temperature Calibration ..... 33
3.4 Quadrature Signal Generator ..... 35
3.4.1 Divide-by-two I\&Q Generator ..... 35
3.4.2 RC-CR Quadrature Generator. ..... 37
3.5 Reduction Require Phase-Shift in LO Path ..... 39
3.5.1 I\&Q Swap ..... 41
3.6 Mixer and Combiner ..... 44
3.7 LNA and Splitter. ..... 46
Chapter 4 2-by-2 MIMO Receiver ..... 48
4.1 LO Chain ..... 49
4.2 Mixer and Combiner. ..... 57
4.3 LNA ..... 59
4.4 Splitter Amplifier ..... 61
4.5 Base Band Buffer ..... 62
4.6 Serial Peripheral Interface. ..... 62
4.7 Top Level Layout ..... 64
4.8 Top Level Simulation Results ..... 66
Chapter 5 Measurement Results ..... 69
5.1 Phase Shifter Measurement. ..... 72
5.2 Receiver Measurements ..... 76
5.3 Proposed Method to Reduce Phase Shifter Variation versus Temperature and
Process Variations ..... 79
5.3.1 Simulation Results ..... 86
Chapter 6 Conclusion and Future Work ..... 93
References ..... 95

## List of Figures

Fig. 2.1: Receiver Phase Array [17] ..... 4
Fig. 2.2: Transmitter Array Systems [17] ..... 5
Fig. 2.3: Noise Model of Array ..... 6
Fig. 2.4: RF Phase-Shifter Architecture ..... 7
Fig. 2.5: RF Phase Shifter ..... 8
Fig. 2.6: Vector Diagram [19] ..... 8
Fig. 2.7: Active Vector [22] ..... 9
Fig. 2.8: All-Pass Phase Variation versus Frequency [24] ..... 10
Fig. 2.9: CMOS Active phase Shifter [25] ..... 11
Fig. 2.10: IF Phase Shifter Architecture ..... 12
Fig. 2.11: LO Phase Shifter Architecture ..... 13
Fig. 2.12: Two Double RC-Bridge [36] ..... 14
Fig. 2.13: Phase Response and Phase Difference of Two Double RC-Bridge Circuits ..... [29]15
Fig. 2.14: Ring Oscillator [30] ..... 15
Fig. 2.15: Oscillator Buffer [30] ..... 16
Fig. 2.16: Digital Phase Shifter Architecture ..... 17
Fig. 3.1: n-by-m Scalable Receive Beam-Forming Architecture ..... 21
Fig. 3.2: Effect of the Phase Noise on Down-Converted Signal (a) Ideal LO (b) LO with
Phase Noise ..... 22
Fig. 3.3: Inverter with Variable Capacitive Load ..... 23
Fig. 3.4: Definition of Propagation Delay [34] ..... 23
Fig. 3.5: Effect of Velocity Saturation [39] ..... 26
Fig. 3.6: Delay Chain ..... 27
Fig. 3.7: (a) LO Signal in the Output of Delay Chain when All Switches are Off. (b) LO
Signal when All Switches are on ..... 28
Fig. 3.8: Delay Cell ..... 28
Fig. 3.9: (a) LO Signal (b) Rise/Fall Time Larger Than Pulse Width (c) Rise/Fall TimeWithin Pulse Width31
Fig. 3.10: Delay versus Temp for the Phase Shifter ..... 34
Fig. 3.11: Divide-by-Two Quadrature Generator [35] ..... 35
Fig. 3.12: Quadrature Signal Generated by Divide-by-Two. ..... 36
Fig. 3.13: D-Latch Based on JK-FF [34] ..... 36
Fig. 3.14: (a) JK-FF (b) SR-FF [34] ..... 36
Fig. 3.15: (a) JK-FF (b) SR-FF [34] ..... 37
Fig. 3.16: RC-CR Quadrature Signal Generator ..... 38
Fig. 3.17: Limiter Amplifier ..... 38
Fig. 3.18: LO Path (a) 2LO with Divide-by-Two (b) LO with RC-CR Network ..... 40
Fig. 3.19: I\&Q Relative Phase Diagram ..... 41
Fig. 3.20: Phase shifter Change the Phase of I\&Q by 90 Degree ..... 41
Fig. 3.21: Phase of I\&Q Signals Varying from 270 to 180 Degree Relative to Their Original Phase ..... 42
Fig. 3.22: Phase of I\&Q Signals Varying from 180 to 90 Degree Relative to TheirOriginal Phase42
Fig. 3.23: Phase of I\&Q Signals Varying from 90 to 0 Degree Relative to Their OriginalPhase43
Fig. 3.24: Complete LO Chain with Required Phase-Shifting for Phase Shifters in Case
(a) and (b). ..... 43
Fig. 3.25: Gilbert Mixer ..... 44
Fig. 3.26: Complete LO Chain with Required Phase-Shifting for Phase Shifters in Case
(a) and (b) ..... 45
Fig. 3.27: Output of $n$ Mixers Combined Together in Resistive Load ..... 45
Fig. 3.28: Cascode Differential LNA ..... 46
Fig. 3.29: Splitter Amplifier with Two Outputs ..... 47
Fig. 4.1: Top Level Schematic of 2-by-2 Receiver ..... 48
Fig. 4.2: Top Level of LO Chain ..... 49
Fig. 4.3: Top Level of Phase Shifter ..... 49
Fig. 4.4: Delay Cell ..... 50
Fig. 4.5: Divide-by-Two for Creating I\&Q LO signals ..... 50
Fig. 4.6: I\&Q Swap ..... 51
Fig. 4.7: LSB Delay ..... 52
Fig. 4.8: Monte Carlo Simulation of LO Chain ..... 53
Fig. 4.9: Phase Noise of the LO Chain ..... 54
Fig. 4.10: I\&Q Swap Phase-Shifting ..... 55
Fig. 4.11: Using Delay Cell and I\&Q Swap Block ..... 56
Fig. 4.12: Settling Time of the LO Chain ..... 56
Fig. 4.13: Core of the Mixer ..... 57
Fig. 4.14: Set of Four Mixers to Generate One Quadrature Output ..... 58
Fig. 4.15: Single Path Mixer Gain ..... 58
Fig. 4.16: Core of LNA ..... 59
Fig. 4.17: Gain of LNA versus Control Bits ..... 60
Fig. 4.18: Noise Figure of LNA for 2.5 GHz Band ..... 60
Fig. 4.19: Core of Splitter Amplifier ..... 61
Fig. 4.20: Gain of Splitter versus 3 Bits Controllers ..... 62
Fig. 4.21: SPI Connection to DSP ..... 63
Fig. 4.22: Timing for Write on SPI ..... 63
Fig. 4.23: Multiple Write on SPI ..... 64
Fig. 4.24: Reading Register ..... 64
Fig. 4.25: Layout of 2-by-2 MIMO ..... 65
Fig. 4.26: Base Band Phase-Shifting ..... 66
Fig. 4.27: Base Band Phase-Shifting Using I\&Q Swap ..... 67
Fig. 5.1: Picture of the Die ..... 69
Fig. 5.2: Test Board ..... 70
Fig. 5.3: MIMO Chip Application Program ..... 71
Fig. 5.4: Test Setup ..... 72
Fig. 5.5: LO Chain Architectures ..... 72
Fig. 5.6: I\&Q Functionality ..... 73
Fig. 5.7: Minimum Frequency Coverage for Architecture (a) ..... 74
Fig. 5.8: Phase Shifting for Different Control Bits Setting ..... 75
Fig. 5.9: Phase Shifter Current Consumption ..... 76
Fig. 5.10: Output Power Variation versus Phase Difference ..... 78
Fig. 5.11: Proposed Method to Reduce Delay Variation ..... 79
Fig. 5.12: (a) JK flip-flop (b) operation of JK flip-flop (c) transfer characteristic ..... 80
Fig. 5.13: Linear Model ..... 82
Fig. 5.14: the Bode Plot of Open Loop Transfer Function ..... 83
Fig. 5.15: Low Pass Filter Pole Location ..... 84
Fig. 5.16: Lag-Lead Filter. ..... 85
Fig. 5.17: Bode Plot ..... 85
Fig. 5.18: Phase Shifter with Fixed Power Supply ..... 86
Fig. 5.19: Phase Variation over Temperature ..... 87
Fig. 5.20: Test Bench ..... 89
Fig. 5.21: Transient Response ..... 90
Fig. 5.22: Phase and LDO Voltage Variation over Temperature ..... 91
Fig 5:23: Performance of the Proposed Method on Process Variations ..... 91

## List of Tables

Table 2.1: Phase Shifters Summary ..... 19
Table 3.1: I \& Q Swap in Different Regions ..... 43
Table 4.1: GSM Phase Noise [40] ..... 54
Table 5.1: LNA Gain Variation versus Control Bits ..... 77
Table 5.2: Splitter Amplifire Gain Variation versus Control Bits ..... 77
Table 6.1: LO Phase Shifters Summary ..... 93

## Chapter 1 Introduction

Increasing demands for high rate data communication systems make the antenna array an attractive candidate, because using an antenna array system can increase the data rate without increasing the bandwidth. The antenna phased array system is capable of increasing the sensitivity of the receiver while attenuating undesired signals and interferences. Phased array systems have been used for years in radar and satellite communication systems. The main challenge in adopting an antenna phase array for consumer applications is the high cost of the conventional phased array systems which use discrete low noise amplifiers, microwave phase shifters, and power combiner/divider circuits.

The most essential process in a phased array antenna beam-forming system is phase-shifting very weak RF signals. Many types of phase shifters have already been developed, such as switch transmission lines [1, 2, 5], periodic loaded lines [3, 4], $90^{\circ}$ coupled lines [6, 7] and reflective type phase shifters [8, 14]. Although these traditional phase shifters can achieve time delay and phase shift along the line, their physical sizes are too big to integrate them into a multi-channel array system targeted for consumer applications [27]. The problem has motivated a massive effort to reduce the size of the phase shifters enough such that they can be integrated into multiple-antenna array systems, while still achieving the required phase shift.

The phase shifter can be implemented in RF (Radio Frequency), LO (Local Oscillator), IF (Intermediate Frequency) or in a digital processing sub-system. Performing beam-forming in the digital domain allows the capability of applying different algorithms [ $31,32,33,10,9]$, however, this method requires a large chip area and an increased power consumption. In addition, all blocks in a receiver chain need to be designed with high linearity, which is a very challenging task.

In IF phase-shifting, beam-forming is performed in an intermediate frequency. In this architecture, if the phase shifters use passive elements it uses a very large area on the chip since the value of passive components is inversely proportional to the operation frequency.

RF phase-shifting uses the most shared blocks, since after combining all the phase shifted signals, the rest of the receiver is just a single path receiver $[19,20,21,22,23,24$, $25,26,11,15,12,13,14]$. This method requires less area and consumes less power than other approaches, and the linearity requirement for receiver chain blocks after beamforming is relaxed because undesired and interference signals are attenuated. The drawback of the passive RF phase shifters is the reduction of the receiver sensitivity due to the added insertion loss. Active phase shifters does not introduce any loss in the RF path therefore does not degrade the receiver performance. However, any noise introduced from the active phase shifters will impact on the receiver noise performance. Also, active phase shifters need to be highly linear to avoid limiting the dynamic range of the receiver. Another problem with active phase shifter is the resolution changes with phase.

A promising alternative is the local oscillator (LO) phase-shifting method, where the required phase shift for each antenna is applied to a copy of the LO signal, which is then mixed with the RF signal from that particular antenna. In this method, the phase shift is actually introduced in the down-converted IF signal from each antenna. The main advantage of the LO phase-shifting approach is that the phase shifters are not implemented in the signal path. Therefore, the receiver performance does not suffer from the aforementioned degradations of RF phase-shifting, and the linearity of the phase shifter is not an issue anymore. The challenging aspect of LO phase-shifting is that the mixers need to be highly linear since the beam-forming is performed after the mixer stage. LO phase-shifting can be performed in the local oscillator (VCO) or after the oscillator [17, 16, 28, 29]. Performing the phase-shifting within the oscillator requires a large chip area. Moreover, achieving a high resolution phase shift within the oscillator is not possible especially in a high operating frequency. Compared to VCO phase-shifting, performing phase-shifting after the VCO is more advantageous because it does not impose any restriction on the VCO architecture. The tradeoff is the need for large chip area if high resolution phase-shifting is required.

The on-chip beam-former radio architecture proposed here introduces a high performance LO phase-shifting configuration that simultaneously achieves a high phase resolution. Since it does not use passive components, the required chip area is small. In
addition, the proposed phase-shifting method is suitable for wide band or multi-band applications.

The next chapter presents a review of existing phase-shifting techniques. Chapter 3 provides a detailed description, performance analysis, and application of the proposed approach to an $m$-by- $n$ MIMO receiver architecture. Chapter 4 is focused on the practical implementation of the proposed approach in a 2-by-2 MIMO receiver using CMOS 90nm technology. All main blocks of the receiver are explained with some simulation results. The next chapter is focused on the measurement results and characterization of the proposed phase shifter and receiver chain performance. The phase shifter is characterized in terms of resolution, bandwidth and power consumption versus frequency. The gain variation of the receiver and also the output baseband signal power versus phase difference of the input RF signals has been measured. To reduce the dependency of the phase shifter performance on process and temperature variation, a new stabilization method is proposed in which effectively reduced the phase shifter variation. The last chapter concludes with some comments on the research results achieved, the future work and the direction of the research.

## Chapter 2 Literature Review

The smart (adaptive) multi-antenna radio system is considered to be a promising method to meet the demand of a higher data rate and better communication quality without increasing the bandwidth. A radio with adaptive beam-forming capability is believed as the only way to improve the spectral efficiency of future wireless networks. The phased-array antenna, a key subsystem of an adaptive radio has been used in radar systems for years. The high cost of microwave discrete phase shifters (modules), and the complexity of its associated feed circuit have been one of the main hurdles in applying this technology to the consumer mass market. There is no doubt that a low cost integrated phased array will open up the market for the extensive application of general purpose multi-antenna radio systems. The principle operation of a phased array system is shown in Fig. 2.1. An array of $n$ antennas receives the radiated signal with different time-delays because of the different spatial locations of the antennas.


Fig. 2.1: Receiver Phase Array [17]

By adjusting the delay or the phase of each received signal individually, all the received signals from a particular direction will become in-phase (same time delay) and add constructively. On the other hand, signals received from other directions add destructively and are rejected by the phase array receiver system. In transmit mode, because of the beam-forming capability of the array system, the transmitter generates less radiation and therefore less interference in non-targeted receivers as it is shown in Fig. 2.2.


Fig. 2.2: Transmitter Array Systems [17]
For a given power level at the receiver, the required transmitter power is lower than a non-phased array system.
In general, the phased array system improves the dynamic range of the receiver by improving the noise performance. The receiver sensitivity is a function the receiver's noise factor, and reducing the noise factor increases the sensitivity and dynamic range of the receiver. The noise factor $(F)$ is defined as the ratio of the input Signal-power-to-Noise-power-Ratio (SNR) to the output SNR [18],

$$
\begin{equation*}
F=\frac{\left(\frac{S}{N}\right)_{\text {in }}}{\left(\frac{S}{N}\right)_{\text {out }}} \tag{2.1}
\end{equation*}
$$

The noise factor expressed in decibels is called the Noise Figure (NF).
Fig. 2.3 shows an RF phase-shifting system which is composed of $n$ antennas, n LNAs and $n$ phase shifters followed by a single combiner. The noise of each antenna is shown by $n_{\text {ant }}$. The input referred noise of the LNA and the phase shifter in each path is shown by $n_{\text {rec }}$. It is also assumed that $G$ is the gain of each LNA. The strength of the signal at the input of the receiver is shown by $s$ in volts. The noise factor of a single receiver can be expressed as,

$$
\begin{equation*}
F=\frac{\left(\frac{\mathrm{S}}{\mathrm{~N}}\right)_{\text {in }}}{\left(\frac{\mathrm{S}}{\mathrm{~N}}\right)_{\text {out }}}=\frac{\frac{s^{2}}{n_{\text {ant }}}}{\frac{s^{2} G}{\left(n_{\text {ant }}+n_{r e c}\right) G}}=\frac{n_{a n t}+n_{r e c}}{n_{\text {ant }}} \tag{2.2}
\end{equation*}
$$



Fig. 2.3: Noise Model of Array
In this equation $s^{2}$ is the power of the input signal $s$. For an array of $n$ antennas, as shown in Fig. 2.3, the noise factor is expressed as follows,

$$
\begin{equation*}
F=\frac{\left(\frac{\mathrm{S}}{\mathrm{~N}}\right)_{\text {in }}}{\left(\frac{\mathrm{S}}{\mathrm{~N}}\right)_{\text {out }}}=\frac{\frac{s^{2}}{n_{\text {ant }}}}{\frac{n^{2} s^{2} G}{n\left(n_{\text {ant }}+n_{\text {rec }}\right) G}}=\frac{n\left(n_{\text {ant }}+n_{r e c}\right) s^{2} G}{n^{2} s^{2} n_{\text {ant }} G}=\frac{n_{\text {ant }}+n_{\text {rec }}}{n n_{\text {ant }}}=\frac{1}{n}\left(\frac{n_{\text {ant }}+n_{\text {rec }}}{n_{\text {ant }}}\right) \tag{2.3}
\end{equation*}
$$

It is seen that the noise factor of an array system made of $n$ antennas is lower than that of a single antenna receiver by a factor of $n$. This can be argued as follows, since the input signal voltage added in-phase at the output of a phase-adjusted array, the array output power is: $(n s)^{2}=n^{2} s^{2}$, but the noise signals are incoherent and their power will be added at the array output. The total noise power is therefore $n$ times that of a single receiver. The following equation shows the noise figure of an array system of $n$ antennas in terms of a single path receiver noise figure.

$$
\begin{equation*}
N F_{\text {array }}=N F_{\text {Single-Path }}-10 \log n \tag{2.4}
\end{equation*}
$$

The above equation is valid only if the phase shifters are ideal. The insertion loss of the phase shifter degrades the noise performance of the array antenna system.

Phased array systems are classified by where the phase-shifting or delay compensation is performed. This process can be implemented in the RF front-end, IF section, LO, or in the digital signal processor.

### 2.1 RF Phase-Shifting

Fig. 2.4 illustrates the RF (Radio Frequency) phase-shifting approach.


Fig. 2.4: RF Phase-Shifter Architecture

As shown in Fig. 2.4, the signal received from each antenna is amplified in a low noise amplifier, and phase-compensated in the phase shifter, then all received signals are added in-phase. In this architecture, the phase shifter can be either passive or active.
A common way to realize the required phase shift is to split the input signal into two equal amplitude quadrature signals [20]. Each signal then goes to a variable gain amplifier. By summing up the two amplified signals, the variable phase shift can be achieved as shown in Fig. 2.5. This approach is referred as a Cartesian or a phase rotator.


Fig. 2.5: RF Phase Shifter
The quadrature signals can be generated by using RC-CR filters. The amount of the phase shift is determined by the ratio of the gains of the amplifiers as it is shown in Fig. 2.6.


Fig. 2.6: Vector Diagram [19]
The phase shift depends on the amplitude of the quadrature signals. The vector R which is the sum of two quadrature signals can be described in polar form as [19],

$$
\begin{equation*}
R=\sqrt{A^{2}+B^{2}} \angle \tan ^{-1} \frac{B}{A} \tag{2.5}
\end{equation*}
$$

In order to cover the $360^{\circ}$ phase shift, the polarity of the input signals to the amplifiers or the output of amplifiers should be changed. One drawback of this RF phase-shifting method is the dependence of the sum signal amplitude on the phase value. In fact, phase-
shifting causes amplitude distortion, which requires a complicated gain control on the variable gain amplifiers to reduce the distortion of the output signal. Another drawback is the insertion loss of the RC-CR circuit degrades the sensitivity of the receiver. To compensate for the loss, the gain of the LNA needs to be increased. This makes the design of the LNA particularly challenging to meet the linearity requirement. Higher linearity requires more power consumption as well. Another issue with a RC-CR filter is the quadrature signal's amplitude dependency on the absolute values of R and C , which vary with the fabrication process and temperature. To avoid these issues, it is reported that an active vector generator has been used [22, 23]. The active vector generator consists of two paths as it shown in Fig. 2.7. Path1 and path2 are composed of a differential amplifier with a resistive load. In path2 there is an additional differential amplifier A2. A differential amplifier inherently makes a $180^{\circ}$ phase shift at low frequencies, but because of the gate-drain capacitance and RC load at the drain node, at high frequencies $(20-30 \mathrm{GHz})$ the RF signal in the second differential amplifier in path2 experiences a $-70^{\circ}$ to $-80^{\circ}$ phase shift [22]. The total phase shift between path1 and path 2 is between $100^{\circ}$ to $110^{\circ}$.


Fig. 2.7: Active Vector [22]
The drawback of an active vector generator is its dependency of the output vector signals to the process variation. The phase difference between the two paths can vary because of
the process variation, which increases the phase error. In addition, the active vector generator should be highly linear so that it does not limit the dynamic range of the receiver. Another drawback of the active vector generator is the resolution of the phase shift in different regions because the vector generator does not generate quadrature vectors.

Another approach to perform RF phase-shifting is a second-order all-pass filter with the following transfer function [25],

$$
\begin{equation*}
H(s)=\frac{s^{2}-\frac{\omega_{o}}{Q} s+\omega_{o}{ }^{2}}{s^{2}+\frac{\omega_{o}}{Q} s+\omega_{o}{ }^{2}} \tag{2.6}
\end{equation*}
$$

where $\omega_{o}$ is the central angular frequency and the $Q$ is the quality factor. The phase of this second-order all-pass filter is [25],

$$
\begin{equation*}
\phi=-2 \tan ^{-1}\left\{\frac{\omega \omega_{o}}{Q\left(\omega_{o}{ }^{2}-\omega^{2}\right)}\right\} \tag{2.7}
\end{equation*}
$$

As shown in 2.7, the phase variation depends on the frequency, and there is no gain variation with the frequency. For a given input frequency, an all-pass filter can operate as a variable phase shifter by varying the center frequency $\omega_{o}$. Fig. 2.8 shows the all-pass phase variation versus frequency.


Fig. 2.8: All-Pass Phase Variation versus Frequency [24]
Many active second-order all-pass filters have been proposed [24, 25, 26]. Fig. 2.9 shows one of the proposed active second-order all-pass filters.


Fig. 2.9: CMOS Active phase Shifter [25]
By properly designing the component values and the transconductance of the transistors for a given input frequency, this circuit works as a second-order all-pass filter. The phase of input RF signal can be varied by changing the capacitance of the varactor.

The second-order all-pass filter approach has an advantage over the Cartesian method. This approach does not need a vector generator; also the gain of the phase shifter is fairly constant over the phase variation. The large chip area is the main drawback of this phase shifter. The fact that at least one inductor is needed for each input RF signal, makes this approach less attractive for large antenna arrays.

### 2.2 IF Phase-Shifting

Alternatively, the phase shifters can be implemented in the IF section. The RF signal is amplified by a Low Noise Amplifier (LNA) and down-converted to a lower frequency, as shown in Fig. 2.10.
As the phase shifters move to the back end of the receiver, the number of shared blocks is reduced. Therefore it requires a higher current consumption and bigger area on the chip.

With a lower operation frequency, an IF phase shifter introduces less loss and consumes less power.


Fig. 2.10: IF Phase Shifter Architecture
If the IF phase shifter uses passive elements, it will take up a larger chip area since the value of the passive components is generally inversely proportional to the operating frequency. Since the signals are added in IF, the mixers in this architecture need to be more linear than the mixers in the RF phase-shifting architecture. Generally the IF phase shifters need a bigger die area than the RF phase shifters.

### 2.3 LO Phase-Shifting

Fig. 2.11 shows the LO phase-shifting architecture, in this architecture the delay compensation is implemented in the LO path. By changing the LO signal delay of each mixer, the phases of the IF signals will be adjusted so that they add in-phase (synchronized) or constructively.

This is due to the fact that the phase of the mixed signal is a linear function of the input RF and the LO phase, and can be described as follows,

$$
\begin{aligned}
V_{\text {out }}(t) & =\cos \left(\omega_{R F} t+\varphi_{R F}\right) \cos \left(\omega_{L O} t+\varphi_{L O}\right) \\
& =\frac{1}{2} \cos \left[\left(\omega_{R F}+\omega_{L O}\right) t+\left(\varphi_{R F}+\varphi_{L O}\right)\right]+\frac{1}{2} \cos \left[\left(\omega_{R F}-\omega_{L O}\right) t+\left(\varphi_{R F}-\varphi_{L O}\right)\right]
\end{aligned}
$$



Fig. 2.11: LO Phase Shifter Architecture
Since the phase shifters are not implemented in the RF path, this architecture does not suffer from the phase shifter insertion loss. The loss of the phase shifter in the RF path should be compensated by increasing the gain of the LNA or the gain of another amplifier prior to the phase shifter [27]. Both solutions increase power consumption, but the nonlinearity of the phase shifter is not an issue in LO phase-shifting. Since the signals are added in IF, undesired interference will be rejected in IF. The result is the mixers should have a higher dynamic range in this architecture compared to those in RF phaseshifting [28]. In this architecture the phase of the LO signal for each mixer is controlled independently, and the amplitude of the RF signal can be adjusted by varying the LNA's gain.

Two methods can be used to generate phase-shifting in the LO path. One approach is to generate multiple phase shifts after the oscillator [29], or generate multiple phases in the oscillator [28, 17].

Fig. 2.12 shows a double bridge phase shifter which is consists of two RC-bridge circuits. A RC-bridge phase shifter is used after the oscillator to generate multiple phase-shifting [29]. The output signal of the buffers has the same amplitude for all frequencies, since the bridge is an all-pass filter. Bridge 1 produces a $\pi / 2+\varphi / 2$ phase shift in the output and bridge 2 produces a $\pi / 2-\varphi / 2$ phase shift. Fig. 2.13 shows the phase frequency response and phase difference of the two double bridge circuits. The phase-shifting in the two bridges are different because $\mathrm{R}_{1}$ and $\mathrm{C}_{1}$ are smaller than $\mathrm{R}_{2}$ and $\mathrm{C}_{2}$. The phase difference can change from $0^{\circ}$ to $180^{\circ}$.


Fig. 2.12: Two Double RC-Bridge [36]
To have multiple phase-shifted LO signals, the output of the VCO could be connected to a number of double RC-bridges. The phase-shifted LO in the output buffers of the RCbridge circuits drive the mixers through a phase shift selector to change the angle of the incoming RF signals.
The double RC-bridge is passive and introduces loss on the LO path that needs to be compensated with the buffers, which will increase the power consumption. Another drawback is that a double RC-bridge is narrow band, which is not a suitable option for wide band applications.


Fig. 2.13: Phase Response and Phase Difference of Two Double RC-Bridge Circuits [29]
Fig. 2.14 shows a ring oscillator. The VCO is composed of eight fully differential CMOS amplifiers that are capable of generating sixteen phases [30].


Fig. 2.14: Ring Oscillator [30]
By changing the polarity of one of the amplifiers, the number of amplifiers to generate given phases is cut to half [28]. Generated phased LO signals go to the phase selectors and then are applied to the mixers.


Fig. 2.15: Oscillator Buffer [30]
Fig. 2.15 shows the buffer that is used in the oscillator. Each buffer has a tuned circuit and the center frequency can be varied by changing the control voltage of the MOS varactor.

However there are two drawbacks. The first drawback of the VCO phase-shifting is the large chip area needed by the inductors. To achieve a $22.5^{\circ}$ resolution, the oscillator needs eight inductors. This will take up a huge area on the chip. The second drawback of implementing this phase-shifting method is its high frequency limitation due to the fact that the total delay around the ring is the period of the oscillation. This means for a given frequency of operation, the maximum number of delay cells is limited, and is a function of the transistor speed. In addition, VCO phase-shifting is only possible with the ring oscillator architecture. Since the phase shift is a function of the number of buffers, a higher resolution requires a larger number of buffers which leads to more phase noise.

### 2.4 DSP Phase-Shifting

Controlling the phase and amplitude of an array system can be performed in DSP (Digital Signal Processing) [31, 32, 33, 9]. In this architecture, for an array of $n$ antenna there are $n$ receiver paths as it is shown in Fig. 2.16.


Fig. 2.16: Digital Phase Shifter Architecture
The main advantage of beam-forming in a digital signal processing section is its flexibility in implementing various beam-forming algorithms. This is particularly true for applications that require access to complex signals, and information from each antenna. The main drawback of this architecture is that one full transceiver chain is needed for each antenna. This makes any large array system extremely complex, costly and consumes power. Furthermore, because of the large number of Analog-to-Digital Convertors (ADC) required, the needed chip area will be excessively large. In addition, the undesired signals are canceled out only after the analog-to-digital conversion occurs in the DSP, therefore the receiver chain needs to be highly linear, which is difficult to realize.

## 2-5 Summary

An adaptive array and radio system is an effective way to improve the performance of the communication systems and to enhance the spectral efficiency of wireless networks. Phased-array architecture with amplitude control capability is the most promising approach for antenna beam adaptation and intelligent radio systems. Onchip phase/amplitude control and beam-forming is essential for implementing the
aforementioned intelligent radio concepts in portable devices for mass market applications. The phased-array concept can be implemented in the RF front-end, IF section, LO, or in digital signal processing. The RF paths' phase-shifting is the best choice in terms of the number of shared blocks. This reduces the die size and power consumption. The other advantage of RF phase-shifting is that the linearity requirements of the following blocks will be relaxed because of the cancellation of the undesired signals. The drawback of RF phase-shifting is the dependency of the receiver performance on the phase shifter's linearity and noise.

IF phase-shifting has an advantage over RF phase-shifting, as the sensitivity of the receiver is less depended on the noise performance of the phase shifters. The tradeoff of using a passive phase shifter is that the area of the phase shifter is bigger than that of the RF phase shifter, and IF phase-shifting suffers from less shared blocks compare to RF phase-shifting.

DSP phase-shifting is not a practical option especially for the high number of antenna arrays. This method suffers from very high power consumption and large chip area.

Another method of beam-forming is performing the phase-shifting in the LO path. The main advantage of this method is that the performance of the receiver does not depend on the phase shifter, since phase-shifting does not perform in the signal path. In this method, the phase-shifting can be done in the VCO or after the VCO. The drawback of this method over RF phase-shifting is increasing the number of non-shared blocks.

In summary, all the phase shifters either suffer either from large chip area, low resolution, high power requirements or narrow bandwidth. The following table shows a qualitative comparison between the different methods of on-chip phase-shifting in terms of area, power consumption, multi-standard and resolution. In this table, higher number of " * " means better performance.

Table 2.1: Phase Shifters Summary

| Phase <br> Shifter | RF Phase-Shifting |  |  | IF Phase Shifting | LO Phase Shifting |  | DSP <br> Phase |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Criteria | Passive Quadrature | Active <br> Quadrature | All Pass <br> Filter |  | VCO | LO Path | Shifting |
| Area | *** | **** | ** | ** | *** | **** | * |
| Power | ***** | **** | **** | ** | **** | *** | * |
| Multi <br> Standard | *** | *** | **** | *** | **** | *** | ***** |
| Resolution | **** | **** | **** | *** | * | **** | ***** |

## Chapter 3 On-Chip Local Oscillator Path BeamForming

On-chip beam-forming is a promising way to improve the wireless communication performance without increasing the bandwidth or using a more complicated modulation scheme. In the LO phase-shifting architecture, the beam-forming is performed in the LO path after the local oscillator. Then, it is applied to the downconvertor mixers in the receiver chain or to the up-convertor mixers in the transmitter chain. The phase shift is based on the time compensation using active delay cell. This method has a few advantages over other methods as follows:
First, the proposed phase-shifting method is achieving a high phase shift resolution. Second, the phase shifter does not introduce any loss on the LO path, therefore it does not need extra buffers to compensate for the loss. Third, the phase shifter has a very wide band and it is suitable for wide band and multi-band applications. Finally, the area required for the proposed phase shifter is less than most existing published phase shifters, since it does not need any inductor or resistor which takes up a large area on the chip.

### 3.1 Scalable Receiver Beam-Forming Architecture

Fig. 3.1 shows the $n$ by $m$ receiver architecture, which means there are $n$ input paths coming from an array of $n$ antenna and it creates $m$ base band output signals. Each output is a combination of $n$ inputs RF signals with different amplitude values that downconvert in a set of $n I \& Q$ mixers with a different LO phase which add together to create one I\&Q output. The LO signal is generated in a synthesizer and is passed to a mxn phase shifter and I\&Q generator block. This is capable of shifting the phase from 0 to 360 degrees and generates differential I\&Q LO signals. The output of each LNA is connected to an amplifier, which splits the input signal to the $m$ output signals such that the amplitude of each output signal can be adjusted independently. In general, each set of mixers down-convert $n$ RF signals coming from an array of $n$ antenna by multiplying them with $n$ differential I\&Q phase controllable LO signals and combine all the downconverted signals to create one differential I\&Q base band signal.


Fig. 3.1: n-by-m Scalable Receive Beam-Forming Architecture

### 3.2 Phase Shifter

The phase shifter is the key block for on-chip beam-forming applications. This block should be able to make the required phase-shifting on the LO signal, while having minimum effect on the LO phase noise. The phase noise of the LO is a key spec in wireless radio design. On the receiver side, the skirt of the LO down-converts the adjacent channels together with any strong interference (blocker) onto the desire signal band. This causes degradation of the signal-to-noise-ratio $(S / N)$ which in turn affects the Bit Error Rate (BER). Fig. 3.2 shows the ideal LO, and LO with phase noise and the effect of the local oscillator's phase noise on the wanted signal.


Fig. 3.2: Effect of the Phase Noise on Down-Converted Signal (a) Ideal LO (b) LO with Phase Noise

A new aspect of the scalable architecture is that the phase shifter functions are based on the delay. By changing the delay of the LO signal, its phase relative to the other LO paths changes. Fig. 3.3 shows the basic idea of having a variable delay on the LO path. By cascading the delay blocks and changing the capacitor load, $C_{L}$, of each delay block, the overall delay can be changed. The propagation delay $\left(t_{p}\right)$ is measured between the $50 \%$ transition points of the input and the output waveforms as shown in Fig. 3.4 [34].


Fig. 3.3: Inverter with Variable Capacitive Load
Since the rise and fall time might experience a different delay, the overall propagation delay $t_{p}$ is defined as the average transitions of low-to-high and high-to-low output respectively. If $t_{p L H}$ and $t_{p H L}$ refer to low-to-high and high-to-low output transitions, the overall delay $t_{p}$, defined as the average of two delays [34], is:

$$
\begin{equation*}
t_{p}=\frac{t_{p L H}+t_{p H L}}{2} \tag{3.1}
\end{equation*}
$$



Fig. 3.4: Definition of Propagation Delay [34]
The propagation delay of the inverter shown in Fig. 3.4 can be calculated by integrating capacitor charge or discharge current as follows[34],

$$
t_{p}=C_{L} \int_{v 1}^{\nu 2} \frac{d v}{i(v)}
$$

where $v$ is the voltage across the load capacitor, and $v_{1}$ and $v_{2}$ are the initial and final values of this voltage respectively. Computation of this integral is complex, since $i(v)$ is a nonlinear function of $v$. Fig. 3.4 shows when the input $\left(\mathrm{V}_{\mathrm{in}}\right)$ changes from zero to one, the output $\left(\mathrm{V}_{\text {out }}\right)$ changes from one to zero in a non-linear fashion even if a linear voltage is applied to the input of the transistor. If the input voltage is less than the threshold voltage (sub-threshold region), the output current is an exponential function of the input voltage. On the other hand if the input voltage is higher than threshold voltage, the output current is a square function of the input voltage. The above equation can be simplified by replacing the $i(v)$ by a fixed current $I_{a v}$, which is an average current over transition time. So the propagation delay can be simplified as [34],

$$
t_{p}=\frac{C_{L}\left(v_{2}-v_{1}\right)}{I_{a v}}
$$

Since the propagation delay is defined as the time required for the output voltage to reach $50 \%$ of the final value, the low-to-high transition voltages are $v_{1}=V_{O L}$ and $v_{2}=\left(V_{O H}+V_{O L}\right) / 2$, and the high-to-low transition voltages are $v_{1}=V_{O H}$ and $v_{2}=\left(V_{O H}+V_{O L}\right) / 2$. As a result, $t_{p L H}$ and $t_{p H L}$ are expressed as [34],

$$
\begin{equation*}
t_{p L H}, t_{p H L}=C_{L} \frac{\left(V_{O H}-V_{O L}\right)}{2 I_{a v}} \tag{3.2}
\end{equation*}
$$

In order to calculate the propagation delay of the inverter, $t_{p L H}$ and $t_{p H L}$ should be calculated. If the input signal abruptly changes from VDD to 0 , the NMOS transistor in the inverter turns off immediately, and only the PMOS transistor charges the output capacitance load $C_{L}$. Since the PMOS transistor is in the saturation region, the average charging current is given by [37],

$$
\begin{aligned}
& I_{a v}=\frac{k_{p}}{2}\left(V_{G S}-V_{T}\right)^{2}, \\
& \text { where } k_{p}=\mu_{p} C_{0 x} \frac{W}{L}, V_{G S}=V D D
\end{aligned}
$$

And therefore by using equation 3.2 the $t_{p L H}$ is [34],

$$
\begin{equation*}
t_{p L H}=\frac{C_{L}\left(V_{O H}-V_{O L}\right)}{k_{p}\left(V_{D D}-V_{T}\right)^{2}} \tag{3.3}
\end{equation*}
$$

Since the $V_{O H}=V_{D D}$ and $V_{O L}=0$, then equation 3.3 can express as [34],

$$
\begin{equation*}
t_{p L H}=\frac{C_{L} V_{D D}}{k_{p}\left(V_{D D}-V_{T}\right)^{2}} \tag{3.4}
\end{equation*}
$$

A similar relation can be derived for $t_{p H L}[34]$,

$$
\begin{equation*}
t_{p H L}=\frac{C_{L} V_{D D}}{k_{n}\left(V_{D D}-V_{T}\right)^{2}} \tag{3.5}
\end{equation*}
$$

Where $k_{n}$ is given by [37],

$$
k_{n}=\frac{\mu_{n} C_{o x}}{2} \frac{W}{L}, V_{G S}=V D D
$$

By using equations 3.1, 3.4 and 3.5, the overall propagation delay relation is given by [34],

$$
\begin{equation*}
t_{p}=\frac{1}{2}\left(t_{p L H}+t_{p H L}\right)=\frac{C_{L}}{2 V_{D D}}\left(\frac{1}{k_{p}}+\frac{1}{k_{n}}\right) \tag{3.6}
\end{equation*}
$$

Most of the time it is desirable to have the same rise and fall times respectively by scaling the PMOS transistor to make the $k_{p}$ and $k_{n}$ equal. In this case the $t_{p}$ is given by [34],

$$
\begin{equation*}
t_{p}=\frac{C_{L}}{V_{D D} k} \tag{3.7}
\end{equation*}
$$

Equation 3.7 shows that the delay of an inverter is proportional to the load capacitance. The inverter delay given in 3.7 is based on the square-law MOSFET model. The squarelaw model is not accurate for submicron MOS transistors because a number of shortchannel effects degrade the transistor behavior. One of the short-channel effects on the transistor behavior is the carrier velocity saturation in submicron technology. The velocity of the carries is given by [37],

$$
\begin{equation*}
v \cong \frac{\mu E}{1+E / E_{c}} \tag{3.8}
\end{equation*}
$$

where $\mu$ is the mobility of the electrons or holes and $E$ is the electric field and $E_{c}$ is the critical electric field. In a short-channel device the carriers enter the channel and at the present of a high electric field, they reach saturated velocity which is about $10^{7} \mathrm{~cm} / \mathrm{s}$ [39]. Fig. 3.5 shows the impact of the velocity saturation on the I-V characteristic of the CMOS transistor. As it shows, for given $V_{G S}-V_{T H}$, the short-channel device output current is less than that of the long- channel one, since the carries reach the saturated velocity with a lower $V_{D S}$ value.


Fig. 3.5: Effect of Velocity Saturation [39]
Velocity saturation directly impacts on the transistor current drive capability and therefore the delay of the inverter. Another important short-channel effect on the MOS behavior is due to the large gate-channel vertical electric field. In fact, the voltage cross the gate-source creates a high electrical field between the gate and channel. This strong field confines the carries below the oxide-silicon and causes more collisions, thereby reducing the mobility of carriers [39]. The effective mobility is a function of the gate voltage and it is modeled by an empirical equation [39],

$$
\begin{equation*}
\mu_{e f f}=\frac{\mu_{0}}{1+\theta\left(V_{G S}-V_{T H}\right)} \tag{3.9}
\end{equation*}
$$

where $\mu_{0}$ is the mobility with a low electric field, $V_{G S}$ is the gate-source voltage, $V_{T H}$ is the threshold voltage and $\theta$ is given by [41],

$$
\begin{equation*}
10^{-7} / t_{o x}\left(V^{-1}\right) \tag{3.10}
\end{equation*}
$$

where $t_{o x}$ is the thickness of the oxide. As it is shown in 3.9 , the mobility of the carriers is degraded by increasing the gate-source voltage and therefore reduce the drain-source current for a given gate-source voltage. The velocity saturation and mobility degradation in a submicron technology impacts on the I-V characteristic of transistor. As a result, the inverter delay given in 3.7 is not accurate for short channel devices. The delay of an inverter has been derived for short-channel transistors and it is given by [42],

$$
\begin{equation*}
t_{p S h o r t C h}=\left(\frac{1}{2}-\frac{1-v_{T}}{1+\alpha}\right) t_{T}+0.5 \frac{C_{L} V_{D D}}{I_{D 0}} \tag{3.11}
\end{equation*}
$$

And,

$$
\begin{equation*}
t_{T}=\frac{t_{r / f}}{0.8}=\frac{C_{L} V_{D D}}{I_{D 0}}\left(\frac{0.9}{0.8}+\frac{V_{D 0}}{0.8 V_{D D}} \ln \frac{10 V_{D 0}}{e V_{D D}}\right) \tag{3.12}
\end{equation*}
$$

where, $\alpha$ (alpha-power-law) is a fitting model parameter to make the drain current proportion to $\left(V_{G S}-V_{T H}\right)^{\alpha}, v_{T}=\frac{V_{T H}}{V_{D D}}, I_{D 0}$ is the drain current at $V_{G S}=V_{D S}=V_{D D}, V_{D 0}$ is the drain saturation voltage at $V_{G S}=V_{D D}$ and $t_{T}$ is the input signal transition time. By using this observation, a chain of these inverters is proposed as a tunable delay line whose delay can be changed by turning on or off the capacitor load of each inverter. These inverters could be cascaded in binary, thermometer or hybrid fashion. Fig. 3.6. shows the cascaded delay cells in a binary way.


Fig. 3.6: Delay Chain

The difference between LO signals in the output of the delay chain when all switches are off (minimum delay) and on (maximum delay), is the total delay of the chain as shown in Fig. 3.7.


Fig. 3.7: (a) LO Signal in the Output of Delay Chain when All Switches are Off. (b) LO Signal when All Switches are on

The delay resolution (LSB) is a function of the load capacitance $C_{L}$. A small $C_{L}$ reduces the minimum delay (LSB).

One could use the 3.7 or 3.11 to design the delay cell for the desire LSB delay. Fig. 3.8 shows the delay cell with an input and output load. As it is shown, transistor " $c$ " is used as a load capacitor and transistor " $s$ " works as a switch by setting its gate voltage high or low ( $s w=$ high/low on/off).


Fig. 3.8: Delay Cell

The actual load at the output of the inverter is composed of the gate capacitance of transistor " $c$ " and the gate capacitors of " $p$ " and " $n$ " transistors of the next stage. So, the total load capacitance when the $s w=$ high is,

$$
\begin{equation*}
C_{L-o n}=C_{o x} W_{c} L_{c}+\frac{2}{3} C_{o x}\left(W_{n} L_{n}+W_{p} L_{p}\right) \tag{3.13}
\end{equation*}
$$

Matching the rise and fall time of the inverter is obtained by making the $\frac{\left(W_{p} / L_{p}\right)}{\left(W_{n} / L_{n}\right)}$ equal to the ratio of $\beta=\mu_{n} / \mu_{p}$ where $\mu_{n}$ and $\mu_{p}$ are the mobility of the electrons and holes respectively. Therefore the load capacitance is,

$$
\begin{equation*}
C_{L-o n}=C_{o x} W_{c} L_{c}+\frac{2}{3} C_{o x}(\beta+1) W_{n} L_{n} \tag{3.14}
\end{equation*}
$$

If $s w$ is set to low (switch off), the load capacitance of the inverter is reduced by the gate capacitance of the " $c$ " transistor then,

$$
\begin{equation*}
C_{L-o f f}=\frac{2}{3} C_{o x}(\beta+1) W_{n} L_{n} \tag{3.15}
\end{equation*}
$$

So, the LSB delay is,

$$
\begin{equation*}
t_{L S B}=t_{p-o n}-t_{p-o f f} \tag{3.16}
\end{equation*}
$$

By using 3.11 the LSB delay is calculated as,

$$
\begin{equation*}
t_{L S B}=\left(k_{P} k_{T}+0.5\right) \frac{\left(C_{L-o n}-C_{L-o f f}\right) V_{D D}}{I_{D 0}}=\left(k_{P} k_{T}+0.5\right) \frac{C_{o x} W_{c} L_{c} V_{D D}}{I_{D 0}} \tag{3.17}
\end{equation*}
$$

where $k_{P}, k_{T}$ are,

$$
\begin{equation*}
k_{P}=\frac{1}{2}-\frac{1-v_{T}}{1+\alpha}, k_{T}=\frac{0.9}{0.8}+\frac{V_{D 0}}{0.8 V_{D D}} \ln \frac{10 V_{D D}}{e V_{D D}} \tag{3.18}
\end{equation*}
$$

And $I_{D 0}$ is the drain current when $V_{G S}=V_{D S}=V_{D D}$, so $I_{D 0}$ is given by,

$$
\begin{equation*}
I_{D 0}=\frac{1}{2} \mu_{e f f} C_{o x} \frac{W_{n}}{L_{n}}\left(V_{D D}-V_{T H}\right)^{\alpha} \tag{3.19}
\end{equation*}
$$

Therefore, the LSB delay is given by,

$$
\begin{equation*}
t_{L S B}=\left(k_{P} k_{T}+0.5\right) \frac{2 W_{c} L_{c} V_{D D}}{\mu_{e f f} \frac{W_{n}}{L_{n}}\left(V_{D D}-V_{T H}\right)^{\alpha}} \tag{3.20}
\end{equation*}
$$

If $A_{n}=W_{n} L_{n}$ and $A_{c}=W_{c} L_{c}$, therefore the minimum delay is expressed by,

$$
\begin{equation*}
t_{L S B}=\left(k_{P} k_{T}+0.5\right) \frac{2 L_{n}^{2} A_{c} V_{D D}}{\mu_{e f f} A_{n}\left(V_{D D}-V_{T H}\right)^{\alpha}} \tag{3.21}
\end{equation*}
$$

where $\mu_{\text {eff }}$ is given in 3.9.
The LSB delay can be calculated by using the long-channel model given in 3.7 as follows,

$$
\begin{equation*}
t_{L S B}=\frac{2 L_{n}^{2} A_{c}}{\mu_{0} A_{n} V_{D D}} \tag{3.22}
\end{equation*}
$$

For a given LSB delay, one could use 3.21 or 3.22 to calculate the ratio of $c / n$ transistors area. The integrity of the LO signal needs to be investigated at the operating frequency as well. If the delay cell is supposed to work at different frequencies in a multistandard radio, the integrity of the LO signal should be checked for the maximum frequency operation. Fig. 3.9 shows how the rise/fall time could impact the LO signal integrity. Picture (a) in the Fig. 3.9 is the input LO signal to the delay cell. Picture (b) shows how LO signal is getting attenuation along the delay cell chain since the rise/ fall time is larger than the pulse width. In fact, the LO signal does not reach full swing and experience more attenuation in the following delay cells. The last graph (c) shows the LO signal passing through the delay cells with the transition time less than the LO signal's pulse width. As it is shown in (c), the signal integrity is maintained along the delay chain. In fact, in order to maintain the integrity of the LO signal, one should make sure that the rise/fall time of the delay cell is small enough to let the LO signal well settle down within the pulse width. The transition time in an inverter is given in 3.12 for the short-channel device [42].


Fig. 3.9: (a) LO Signal (b) Rise/Fall Time Larger Than Pulse Width (c) Rise/Fall Time Within Pulse Width

By using 3.12, 3.14 and 3.19, the transition time can be written as follows,

$$
\begin{equation*}
t_{T}=\frac{2 L_{n}^{2}\left(\frac{W_{c} L_{c}}{W_{n} L_{n}}+\frac{2}{3}(\beta+1)\right) V_{D D}}{\mu_{e f f}\left(V_{D D}-V_{T H}\right)^{\alpha}} k_{T} \tag{3.23}
\end{equation*}
$$

where,

$$
\begin{equation*}
k_{T}=\left(\frac{0.9}{0.8}+\frac{V_{D 0}}{0.8 V_{D D}} \ln \frac{10 V_{D 0}}{e V_{D D}}\right) \tag{3.24}
\end{equation*}
$$

The transition time of the inverter given in 3.23 shows that the minimum length for NMOS and PMOS transistors ( $n, p$ ) is required in order to minimize the transition time. Therefore,

$$
\begin{equation*}
L_{p}=L_{n}=L_{\min } \tag{3.25}
\end{equation*}
$$

The transition time can be expressed in terms of the ratio of the " $n$ " and " $c$ " transistors areas as follows,

$$
\begin{equation*}
t_{T}=\frac{2 L_{\text {min }}^{2}\left(\frac{A_{c}}{A_{n}}+\frac{2}{3}(\beta+1)\right) V_{D D}}{\mu_{e f f}\left(V_{D D}-V_{T H}\right)^{\alpha}} k_{T} \tag{3.26}
\end{equation*}
$$

If the delay chain is supposed to work at the maximum frequency of $f_{\text {max }}$, one should make sure that the transition time given in 3.26 is less than the pulse width within a reasonable margin. Then,

$$
\begin{equation*}
f_{\max }=\frac{1}{p} \tag{3.27}
\end{equation*}
$$

where $p$ is the period of the LO signal at the maximum operating frequency. By assuming there is a $50 \%$ duty cycle for the LO signal, the pulse width is,

$$
\begin{equation*}
\text { Pulse Width }=\frac{1}{2 p} \tag{3.28}
\end{equation*}
$$

Then,

$$
\begin{equation*}
t_{T}=\frac{2 L_{\min }^{2}\left(\frac{A_{c}}{A_{n}}+\frac{2}{3}(\beta+1)\right) V_{D D}}{\mu_{e f f}\left(V_{D D}-V_{T H}\right)^{\alpha}} k_{T}<\frac{1}{2 p} \tag{3.29}
\end{equation*}
$$

Therefore, by assigning a value to the transition time that is less than the pulse width, the $\frac{A_{c}}{A_{n}}$ ratio can be calculated by using 3.29 as follows,

$$
\begin{equation*}
\frac{A_{c}}{A_{n}}=\frac{t_{T} \mu_{e f f}\left(V_{D D}-V_{T H}\right)^{\alpha}}{2 L_{\min }^{2} k_{T} V_{D D}}-\frac{2}{3}(\beta+1) \tag{3.30}
\end{equation*}
$$

By knowing the $\frac{A_{c}}{A_{n}}$ ratio, the LSB delay (minimum delay) can be calculated by using 3.21 .

The channel resistance of the transistor " $s$ " in Fig. 3.8 might impact on the rise and fall time of the delay cell. The channel resistance of the " $s$ " transistor when the $s w$ is set to high is given by [37],

$$
\begin{equation*}
R_{O N}=\frac{1}{\mu_{e f f} C_{o x} \frac{W_{s}}{L_{s}}\left(V_{D D}-V_{T H}\right)} \tag{3.31}
\end{equation*}
$$

To minimize the impact of the " $s$ " transistor on the rise and fall time of the delay cell, one should use a minimum length for the " $s$ " transistor and make sure the time constant
due to the channel resistance is much smaller than the transition time given in 3.29. Therefore,

$$
\begin{equation*}
R_{O N} C_{L} \ll t_{T} \tag{3.32}
\end{equation*}
$$

And,

$$
\begin{equation*}
L_{s}=L_{\min } \tag{3.33}
\end{equation*}
$$

The power consumption of an inverter is composed of dynamic and direct path power consumption as follows [34],

$$
\begin{equation*}
P=P_{d y n}+P_{d p}=C_{L} V_{D D}^{2} f+t_{r / f} V_{D D} I_{\text {peak }} f \tag{3.34}
\end{equation*}
$$

where $f$ is the frequency of the operation and $I_{p e a k}$ is the maximum current from the PMOS to NMOS transistor. By using 3.12, 3.13 and 3.23 and some manipulations, the power consumption is expressed by,

$$
\begin{equation*}
P=C_{o x}\left(1+k_{d p}\right)\left(A_{c}+\frac{2}{3}(\beta+1) A_{n}\right) V_{D D}^{2} f \tag{3.35}
\end{equation*}
$$

where,

$$
\begin{equation*}
k_{d p}=\frac{0.8 \mu_{e f f 2}\left(\frac{V_{D D}}{2}-V_{T H}\right)^{\alpha}}{\mu_{e f f 1}\left(V_{D D}-V_{T H}\right)^{\alpha}} k_{T} \tag{3.36}
\end{equation*}
$$

And $\mu_{e f f 1}$ and $\mu_{e f f 2}$ are the mobility of the electrons at $V_{G S}=V_{D D}$ and $V_{G S}=\frac{V_{D D}}{2}$ respectively. As it is shown in 3.35, the total power consumption of a delay cell is directly a function of the load capacitance $(c)$ and the inverter transistors ( $n$ and $p$ ) sizes. So, to minimize the power consumption, the size of transistors in the delay cell ( $n, p$ and c) should be minimized for the given $\frac{A_{c}}{A_{n}}$ ratio.

### 3.3 Phase Shifter Temperature Calibration

The delay of the phase shifter varies by temperature since the inverter current is a function of the temperature. The current of a CMOS transistor in the saturation region is given by [37]

$$
\begin{equation*}
I_{D}=\frac{1}{2} \mu C_{o x} \frac{W}{L}\left(V_{G S}-V_{T}\right)^{2}=\frac{1}{2} \mu C_{o x} \frac{W}{L} V_{e f f}^{2} \tag{3.37}
\end{equation*}
$$

where $\mu$ is the mobility of the electrons or holes, and depends on the type of transistor; $V_{T}$ is the threshold voltage, $C_{o x}$ is the gate capacitance per unit area and $W$ and $L$ are the width and the length of the gate. In equation 3.37 , the $C_{o x}, W$, and $L$ are independent of the temperature, but the mobility and threshold voltage varies by temperature. So the current of the CMOS transistor is a function of the temperature. This means the delay of the phase shifter which is given by 3.7 varies with temperature as well. In the case of the inverter, the $V_{G S}$ is basically the power supply voltage $\left(V_{D D}\right)$, in addition $V_{T}$ is relatively small compare to $V_{D D}$. Therefore $V_{\text {eff }} \cong V_{D D}$ and it can be considered independent of the temperature variation.


Fig. 3.10: Delay versus Temp for the Phase Shifter
Since the mobility reduces by increasing the temperature it means the delay of the phase shifter, which is given by 3.7 or 3.11 , increases with the temperature. Fig. 3.10 shows the simulation result of the delay of an inverter using STMicroelectronics 90 nm technology versus the temperature between $-20^{\circ}$ to $80^{\circ}$.

In order to calibrate the phase shifter, the minimum delay of the phase shifter (LSB) should be measured once during the start-up time of the system. For an effective calibration, the temperature of the chip, which is continuously measured by an on-chip
temperature sensor, should be monitored at all times. These tasks are performed by a DSP which can calibrate the phase shifter by knowing the slope of the delay versus the temperature, like in Fig. 3.10, the initial LSB delay is measured by the DSP in the system initialization.

### 3.4 Quadrature Signal Generator

The synthesizer has a differential output and needs to be converted into a differential $I \& Q$, or to a quadrature signal. There are two common ways of generating quadrature signals from the LO. One way to generate quadrature signals is having a VCO operating at twice the required frequency and then dividing it by two. The other way is using a RC-CR network. In this case, the oscillator is operated at the required frequency and the $I \& Q$ signals are generated by shifting the phase of the LO signal.

### 3.4.1 Divide-by-two I\&Q Generator

Divide-by-two method is widely used to generate quadrature signals. Fig. 3.11 shows a divide-by-two that is composed of two latches. In this figure, the quadrature signals are generated as $I_{p}, I_{n}$ and $Q_{p}, Q_{n}$ from $C L K$ and $\overline{C L K}$ which is basically coming from the differential local oscillator [35].


Fig. 3.11: Divide-by-Two Quadrature Generator [35]
Fig. 3.12 shows the $C L K, \overline{C L K}$ and the quadrature signals.


Fig. 3.12: Quadrature Signal Generated by Divide-by-Two
Latches can be implemented in different ways. CMOS implementation of the latch is based on the JK flip-flop as shown in Fig. 3.13.


Fig. 3.13: D-Latch Based on JK-FF [34]
The JK flip-flop is built from a SR flip-flop as shown in Fig. 3.14.


Fig. 3.14: (a) JK-FF (b) SR-FF [34]
The CMOS divide-by-two latch is used for sub-gigahertz applications due to the speed limitation.

For a high speed application, the CML (Current Mode Logic) latch is preferable as it can operate in high speed with low power consumption. Fig. 3.15 shows the CMOS implementation of a latch in CML topology.


Fig. 3.15: (a) JK-FF (b) SR-FF [34]
The accuracy of quadrature signals depends on how close the two latches match and also the accuracy of the complimentarily of $C L K$ and $\overline{C L K}$, which is basically the output of the differential VCO that operates at twice the required operation frequency.

### 3.4.2 RC-CR Quadrature Generator

Another popular way of generating quadrature signals is using an RC-CR network as shown in Fig. 3.16. For a sinusoidal input signal, the output phase for $V_{\text {out } 1}$ and $V_{\text {out } 2}$ are given by [35],

$$
\begin{gathered}
V_{\text {out } 1}=\frac{j \omega R C}{1+j \omega R C} \cdot V_{\text {in }} \Rightarrow \angle V_{\text {out } 1}=\frac{\pi}{2}-\tan ^{-1}(\omega R C) \\
V_{\text {out } 2}=\frac{1}{1+j \omega R C} V_{\text {in }} \Rightarrow \angle V_{\text {out } 2}=-\tan ^{-1}(\omega R C)
\end{gathered}
$$

And therefore,

$$
\begin{equation*}
\angle V_{\text {out } 1}-\angle V_{\text {out } 2}=\frac{\pi}{2} \tag{3.38}
\end{equation*}
$$

As it is shown in 3.38, the phase difference for two outputs, $V_{\text {out } 1}$ and $V_{\text {out } 2}$, is 90 degrees for all frequencies.


Fig. 3.16: RC-CR Quadrature Signal Generator
Only if the amplitude is the same for $V_{\text {out }}$ and $V_{\text {out2 }}$, Given that:

$$
\omega=\frac{1}{R C}
$$

Therefore, if the absolute value of RC varies with the temperature or process, the frequency, wherein the amplitudes of quadrature signals are equal, varies as well.

In the LO path since there is no information in amplitude, the mismatch in amplitude can be equalized by using a limiting amplifier that is shown in Fig. 3.17. Amplitude equalizing in a high frequency application becomes difficult and requires several stages of limiting amplifiers.


Fig. 3.17: Limiter Amplifier
Another issue with an RC-CR is the harmonic content of the input signal, namely $V_{i n}$. If the $V_{\text {in }}$ contains the $n$th harmonic, then $V_{\text {in }}$ can be expressed as [35],

$$
V_{i n}=A_{1} \cos \omega t+A_{n} \cos n \omega t
$$

To shift the input signal by $90^{\circ}, t$ should be replaced by [35],

$$
t=t-\frac{T}{4}
$$

where $T$ is the period and it is given by [35],

$$
T=\frac{2 \pi}{\omega}
$$

Therefore [35],

$$
V_{i n}\left(t-\frac{T}{4}\right)=A_{1} \cos \left(\omega t-\frac{\pi}{2}\right)+A_{n} \cos (n \omega t-n \pi / 2)
$$

So shifting the $V_{\text {in }}$ by $90^{\circ}$ requires shifting the nth harmonic by $n \pi / 2$. For the RC-CR network, the equation 3.38 has shown that the phase-shifting is equal to $90^{\circ}$ for all frequencies, meaning that the harmonic content of the $V_{i n}$ will cause a phase imbalance between $V_{\text {out } 1}$ and $V_{\text {out } 2}$ [35].

### 3.5 Reduction Require Phase-Shift in LO Path

In the receiver side, the local oscillator signal is multiplied by the RF signal in the down-convertor mixer to generate the base band signal. By assuming that the LO is a square wave, and the RF signal is represented by the cosine functions, the base band signal, which can be zero IF or low IF, can be expressed as,

$$
V_{b b}(t)=A_{r f} \cos \left(\omega_{r f} t\right) S_{l o}(t)
$$

By expanding the square LO to its harmonics, $V_{b b}(t)$ can be shown as,

$$
V_{b b}(t)=A_{r f} \cos \left(\omega_{r f} t\right) 2 \sum_{n=1}^{\infty} \frac{\sin \frac{n \pi}{2}}{\frac{n \pi}{2}} \cos \left(n \omega_{l o} t+\varphi_{n}\right)
$$

where $\varphi_{n}$ is the phase-shifting in the LO path. Due to the base band filtering, all higher harmonics are eliminated and only the fundamental LO signal multiplied by the input RF signal will remain as follows,

$$
\begin{equation*}
V_{b b}(t)=\frac{4}{\pi} A_{r f} \cos \left(\omega_{r f} t\right) \cdot \cos \left(\omega_{l o} t+\varphi_{1}\right) \tag{3.39}
\end{equation*}
$$

By manipulating 3.39,

$$
\begin{equation*}
V_{b b}(t)=\frac{2}{\pi} A_{r f}\left[\cos \left(\left(\omega_{r f}-\omega_{l o}\right) t-\varphi_{1}\right)+\cos \left(\left(\omega_{r f}+\omega_{l o}\right) t+\varphi_{1}\right)\right] \tag{3.40}
\end{equation*}
$$

Since the second term in 3.40 has a very high frequency and is therefore is filtered out by the base band filter, the base band signal becomes,

$$
\begin{equation*}
V_{b b}(t)=\frac{2}{\pi} A_{r f} \cos \left(\left(\omega_{r f}-\omega_{l o}\right) t-\varphi_{1}\right) \tag{3.41}
\end{equation*}
$$

The phase shown in 3.41 reveals the base band signal can be changed by varying the phase of the LO signal. It means that the LO signal is required to be variable from $0^{\circ}$ to $360^{\circ}$, which needs a large number of delay cells. LO phase-shifting should be done before the quadrature generator because doing phase-shifting on I\&Q signals increases the mismatch of the quadrature signals significantly due to the mismatch of phase shifters in the quadrature paths. Fig. 3.18 shows the LO path in the two approaches, first, (a) is starting with twice the required oscillator frequency, passing through the phase shifter, and using divide-by-two to generate quadrature LO signals. The second, (b) starting with the LO operating at the required frequency, passing through the phase shifter, and then using a RC-CR network to generate the quadrature signals.

(a)

(b)

Fig. 3.18: LO Path (a) 2LO with Divide-by-Two (b) LO with RC-CR Network
In order to achieve $360^{\circ}$ phase-shifting at base band, approach (a), requires $0^{\circ}-720^{\circ}$ phase-shifting, because of the divide-by-two operation. In approach (b), the required phase-shifting is limited from $0^{\circ}$ to $360^{\circ}$. Phase-shifting with a high resolution in high frequency requires many delay cells that increase the die size and power consumption.

This is the main difficulty with approach (a), which needs a $720^{\circ}$ phase-shift at a frequency twice the operational one.

### 3.5.1 I\&Q Swap

In order to reduce the phase shift range, the phase characteristics of the I\&Q signals are examined. Fig. 3.19 shows the phases of differential I\&Q signals relative to each other.


Fig. 3.19: I\&Q Relative Phase Diagram
Here $I_{p}, I_{n}$ and $Q_{p}, Q_{n}$ are differential quadrature LO signals generated by either divide-by-two or by a RC-CR network.

Assuming that the phase shifter is able to change the phase from $0^{\circ}$ to $180^{\circ}$ like in the case of (a) and $0^{\circ}-90^{\circ}$ like in the case of (b) in Fig. 3.15, the I\&Q signals in both cases (a) and (b) change from $0^{\circ}$ to $90^{\circ}$ as shown in Fig. 3.20.


Fig. 3.20: Phase shifter Change the Phase of I\&Q by 90 Degree
Now to cover the second range, $\frac{3 \pi}{2}-\pi$, the $I$ and $Q$ signals should rotate by 90 degree clockwise. So, $I_{p}$ is swapped with $Q_{n}, Q_{n}$ with $I_{n}$ and $I_{n}$ with $Q_{p}$ and then by varying the phase of the LO by phase shifter from $0^{\circ}$ to $90^{\circ}$. The I\&Q phase changes from
$\frac{3 \pi}{2}$ to $\pi$ relative to their original phase as shown in Fig. 3.21 (arrows outside the circle represent the phase shift of the I\&Q signals due to the phase shifter).


Fig. 3.21: Phase of I\&Q Signals Varying from 270 to 180 Degree Relative to Their Original Phase

Swapping $I_{p}$ with $I_{n}$ and $Q_{p}$ with $Q_{n}$ (rotate 90 degree clockwise), the third range, $\pi-\frac{\pi}{2}$ relative to the original phase of the $I \& Q$, can be covered if the LO phase is varying from $0^{\circ}$ to $90^{\circ}$ as shown in Fig. 3.22.


Fig. 3.22: Phase of I\&Q Signals Varying from 180 to 90 Degree Relative to Their Original Phase

By following the same idea (rotating I\&Q by 90 degree), the last range, $\frac{\pi}{2}-0$, can be covered by swapping $I_{p}$ with $Q_{p}, Q_{p}$ with $I_{n}, I_{n}$ with $Q_{n}$ and $Q_{n}$ with $I_{p}$ as it shown in Fig. 3.23.

It has been shown so far that by proper I\&Q swapping the required phase-shifting range for the phase shifter in Fig. 3.18, reduces approach (a) to $180^{\circ}$ from $720^{\circ}$ and for approach (b) it reduces to $90^{\circ}$ from $360^{\circ}$ respectively, which is one fourth of original ranges for both approaches.


Fig. 3.23: Phase of I\&Q Signals Varying from 90 to 0 Degree Relative to Their Original Phase

Table 3.1 shows the swapping summary for each region.
Table 3.1: I \& Q Swap in Different Regions

| Region | $0-\frac{3 \pi}{2}$ | $\frac{3 \pi}{2}-\pi$ | $\pi-\frac{\pi}{2}$ | $\frac{\pi}{2}-0$ |
| :--- | :--- | :--- | :--- | :--- |
| $I_{p}$ Swap | $I_{p} \rightarrow I_{p}$ | $I_{p} \rightarrow Q_{n}$ | $I_{p} \rightarrow I_{n}$ | $I_{p} \rightarrow Q_{p}$ |
| $Q_{p}$ Swap | $Q_{p} \rightarrow Q_{p}$ | $Q_{p} \rightarrow I_{p}$ | $Q_{p} \rightarrow Q_{n}$ | $Q_{p} \rightarrow I_{n}$ |
| $I_{n}$ Swap | $I_{n} \rightarrow I_{n}$ | $I_{n} \rightarrow Q_{p}$ | $I_{n} \rightarrow I_{p}$ | $I_{n} \rightarrow Q_{n}$ |
| $Q_{n}$ Swap | $Q_{n} \rightarrow Q_{p}$ | $Q_{n} \rightarrow I_{n}$ | $Q_{n} \rightarrow Q_{p}$ | $Q_{n} \rightarrow I_{p}$ |

Fig. 3.24 shows the complete LO Chain for both approaches (a) and (b) in Fig. 3.18.

(a)

(b)

Fig. 3.24: Complete LO Chain with Required Phase-Shifting for Phase Shifters in Case (a) and (b)

Practically, the phase shifter should cover a larger range due to the process variability and temperature variations. Since the $I \& Q$ swap technique is used to cover the whole range from $0^{\circ}$ to $360^{\circ}$, the phase shifter needs to be calibrated in order to determine at what
digital input setting the phase is changed by $90^{\circ}$. One way is to leak the output of the transmitter through a switch to the receiver input (LNA) and measure the digitized base band signal phase in the DSP when the phase shift is set to zero. Then change the phase of the phase shifter to achieve $90^{\circ}$ phase-shifting. This process can be done in the initialization time or in idle time of the system.

### 3.6 Mixer and Combiner

As shown in Fig. 3.1 for a $n$-by- $m$ beam-forming receiver, there are $m$ mixers and combiners. Each mixer receives $n$ LO signals with different phases and $n$ RF signals from the splitters. The mixer is based on the Gilbert mixer concept shown in Fig. 3.25.
It is seen that the input differential RF signal is applied to the bottom transistors that modulate the biasing current going to the top transistors. The LO signal is applied to the top transistors that switch the modulated current.


Fig. 3.25: Gilbert Mixer
The switched current converts to an output base band voltage in the resistive load. By using $n$ of these mixers that share the same resistive load, the $n$ input RF signals with $n$ LO signals down-converts and combines together. Fig. 3.26 shows the core of the Gilbert mixer and its symbol.


Fig. 3.26: Complete LO Chain with Required Phase-Shifting for Phase Shifters in Case (a) and (b)

Fig. 3.27 shows down-convertor mixers and a combiner which is composed of $n$ mixers that share the output load. The switched current of each mixer is added in the output resistive load.


Fig. 3.27: Output of $n$ Mixers Combined Together in Resistive Load

### 3.7 LNA and Splitter

The LNA (Low Noise Amplifier) is the first stage in the receiver. The LNA has a major impact on the overall receiver noise figure as is shown from Firii's equation [18].

$$
\begin{equation*}
N F_{\text {tot }}=N F_{1}+\frac{N F_{2}-1}{G_{1}}+\frac{N F_{3}-1}{G_{1} G_{2}} \ldots \ldots \ldots \ldots+\frac{N F_{n}}{G_{1} \ldots \ldots . . G_{n-1}} \tag{3.42}
\end{equation*}
$$

Where $N F_{1}$ and $G_{1}$ are the noise figure and gain of the LNA (first stage of amplification) respectively. It is obvious from (3.42) that the noise figure of the LNA is directly added to the overall receiver noise figure with no attenuation. This proves having a low noise amplifier at the input of the receiver is necessary to achieve the required signal to noise ratio at the output. The simplified circuit shown in Fig. 3.28 is the cascode differential LNA, which is the most popular topology. A differential architecture improves the power supply rejection and cascoding helps to increase the input-output isolation. Depending on the linearity requirements the LNA load can be a resistor or a resonance tank.


Fig. 3.28: Cascode Differential LNA
The resonance tank increases the output swing and improves the linearity of the LNA, but using a resonance tank makes the LNA narrow band due to the frequency response of the resonance tank.

A splitter amplifier is needed to provide a controllable amplified signal from each antenna to the mixers in the on-chip beam-forming receiver that is shown in Fig. 3.1. For $m$ beams or separate base band signals, the signal received from each antenna after
amplification by the LNA should split to $m$ outputs. Fig. 3.29 shows the splitter amplifier with two outputs. The number of outputs can easily increase by adding more cascode transistors. The gain of each output can be adjusted by adding some cross switches to reduce the gain of each output independently.


Fig. 3.29: Splitter Amplifier with Two Outputs

## Chapter 4 2-by-2 MIMO Receiver

In this chapter, the ideas developed in the previous chapter are applied to a specific example of a 2-by- 2 MIMO (Multiple Inputs Multiple Outputs) receiver.

Fig. 4.1 shows the block diagram of the 2-by-2 MIMO wide band receiver that was designed using STMicroelectronics 90 nm CMOS technology. There are two LNAs connected to an array of two antennas. Each LNA has two control bits to set their gain.


Fig. 4.1: Top Level Schematic of 2-by-2 Receiver

The gain of the LNA can change from 34 dB to 22 dB in about 4 dB steps with less than a 2 dB noise figure. The output of each LNA goes to the splitter amplifier that has two outputs going to the two sets of mixers and combiners. The gain of each splitter amplifier output has 12 dB of dynamic range with eight different gain settings that are controlled by three bits. There are two sets of I\&Q mixers and combiners that create two base band signals going to the base band buffers. The LO chain is based on the 2LO architecture that is shown in Fig. 3.18 (a). The 2LO signal is applied to the chip from the external signal generator. To communicate with the chip to set about 60 control bits, there is an on-chip digital Serial Peripheral Interface (SPI). There are two different power supplies using in the chip. The 1.2 V power supply is used by the LO-Chain and SPI, and the 2.5 V is used by the RF and Analog blocks.

### 4.1 LO Chain

Fig. 4.2 shows the LO chain which is composed of the phase shifter, divide-bytwo and I\&Q swap. Four of these individual LO chains are needed because the chip has two inputs and two outputs.


Fig. 4.2: Top Level of LO Chain
The external signal, 2 LO , is applied to the chip and after buffering, it passes to the four LO chains. Fig. 4.3 shows the top level diagram of the phase shifter which is based on the 2LO phase shifter approach illustrated in Fig. 3.18 (a).


Fig. 4.3: Top Level of Phase Shifter

The phase shifter is composed of the delay cells that are controlled by seven bits that change the delay of the 2LO signal in a binary fashion.

Fig. 4.4 shows inside the delay cell. The 2 LO signal goes to the delay cells that are configured in binary code. Each delay cell works, based on the inverter with a variable capacitive load as shown in Fig. 3.3. The delay cell shown in Fig. 4.4, is composed of an inverter with a capacitor connected to the switch, which is digitally controlled by seven delay bits. By setting the delay bit to one, the switch turns on and the bottom plate of the capacitor connects to ground. It increases the capacitive load of the inverter, and in turn increases the delay of the 2 LO input signal. By setting the control bit to zero, the effective capacitor at the output of the inverter is reduced and so does the delay.


Fig. 4.4: Delay Cell
The LSB defines the minimum achievable delay, which is a linear function of the capacitive load when the VDD and $k$, are given.


Fig. 4.5: Divide-by-Two for Creating I\&Q LO signals

The second block in the LO chain is the divide-by-two circuit shown in Fig. 4.5. This circuit divides the 2LO signal by two to generate the LO signal as well as the differential I\&Q signals required for the quadrature receiver.
The 2LO output of the delay block is single-ended; this can be used to generate the differential 2LO by inverting that single-ended output. An adequate buffer should be added though in order to adjust for the extra delay introduced by the inverter.
The last stage is the I\&Q swap circuit to reduce the required phase-shifting by the phase shifter. This block shown in Fig. 4.6, used three bits to swap the differential I and Q signals.


Fig. 4.6: I\&Q Swap
The switches that are used in the I\&Q swap block are transmission gate switches composed of a NMOS and PMOS transistor.
Fig. 4.7 shows two phase shifter delay states. The red plot shows the case where all the delay bits are set to zero. The case where only LSB is set to one is shown by the blue plot. For this simulation, there was a 5 GHz signal applied as a 2 LO to the LO chain and one of the outputs is plotted. As it is shown in the simulation result, the delay is about 1 ps which is equivalent to $0.9^{\circ}$ for $\mathrm{LO}=2.5 \mathrm{GHz}$ and $0.54^{\circ}$ for $\mathrm{LO}=1.5 \mathrm{GHz}$ as calculated below,

$$
\text { PhaseShift }=\left(1 p s / \frac{1}{2.5 G H z}\right) * 360^{\circ}=0.9^{\circ}
$$

$$
\text { PhaseShift }=\left(1 p s / \frac{1}{1.5 G H z}\right) * 360^{\circ}=0.54^{\circ}
$$



Fig. 4.7: LSB Delay
The resolution of the phase shifter (delay block), is much higher than required for most of the applications.

The delay (phase shifter) circuit should be able to phase shift the LO by $90^{\circ}$ before the I\&Q swap block. This can be easily achieved by using seven bits for 2.5 GHz ( $127^{*} 0.9^{\circ} \cong 114^{\circ}$ ). The minimum LO frequency that the delay chain can phase shifts by $90^{\circ}$ can be calculated as follows:

$$
\begin{equation*}
1 p s * 127=127 p s \tag{4.1}
\end{equation*}
$$

To calculate the period of the LO the (4.1) should be multiplied by 4 , so

$$
\begin{equation*}
127 p s * 4=508 p s \tag{4.2}
\end{equation*}
$$

Therefore, the minimum LO frequency that the delay chain can shifts by $90^{\circ}$ is

$$
\begin{equation*}
L O_{\operatorname{minimum}}=1 /(508 p s) \approx 2 G H z \tag{4.3}
\end{equation*}
$$

So, $2 L O \approx 4 G H z$
The maximum 2LO frequency that can be applied to the phase shifter is limited by the
speed of the delay cell. Simulation shows (schematic view) that the phase shifter operates up to 7 GHz , so the MIMO receiver's upper input frequency would be 3.5 GHz . One of the advantages of using the active delay cell in the LO path over other proposed phase shifters is the capability of phase-shifting over a wide range of frequencies as it is shown in the above simulation.
The Monte Carlo simulation on the LO chain showed that due to the mismatch of the LO chain the delay variation could be higher than the minimum delay of the phase shifter as shown in the following picture. In this simulation, the phase shifter ran two hundred combinations while being set for a minimum delay (LSB).


Fig. 4.8: Monte Carlo Simulation of LO Chain
The result shows a mean delay of 1 ps and a standard deviation of 2 ps . Therefore, the mismatch of the LO chain is limiting the minimum achievable phase-shifting of the LO chain.

Fig 4.9 shows the phase noise simulation result of the LO chain which included the phase shifter, divide-by-two and the I\&Q swap. In this simulation, the 2 LO signal which is applied to the phase shifter was set to 5 GHz , therefore the frequency of the signal at the output of the LO chain is 2.5 GHz . Fig 4.9 shows the single ended phase noise simulation result offset from 2.5 GHz . As it is shown, the phase noise due to the LO chain is very low, so it has no impact on the phase noise of the VCO.


Fig. 4.9: Phase Noise of the LO Chain
For example, the phase noise requirements for the synthesizer in the GSM standard which is one of the toughest standards in consumer products, is given in the following table [40]. Comparing the GSM requirements with the phase noise result of the LO chain shows that LO phase noise has no impact on the GSM synthesizer performance.

Table 4.1: GSM Phase Noise [40]

| Offset (kHz) | Phase Noise (dBc/Hz) |
| :---: | :---: |
| 400 | -101 |
| 600 | -116 |
| 1600 | -126 |
| 3000 | -133 |

Fig. 4.10 shows the use of the I\&Q swap to make, $90^{\circ}, 180^{\circ}$ and $270^{\circ}$ phase-shifts. The blue graph is one of the outputs of the I\&Q swap block $\left(I_{p}\right)$ when the I\&Q block does not introduce any phase-shifting.


Fig. 4.10: I\&Q Swap Phase-Shifting
The red graph shows the effect of the $I \& Q$ swap on the phase of the LO signal. From 0 to 4 ns , the I\&Q block does not make any phase-shifting. The result is both graphs, blue and red overlap each other. At 4 ns , by properly setting the $I \& Q$ block control bits, it made a $90^{\circ}$ phase-shift and again at 6 ns by swapping I and Q signals it made a $180^{\circ}$ phase-shift. Finally at 8 ns the I\&Q swap it made a $270^{\circ}$ degree phase-shift. This process was described in Section 3.5.1.

Fig. 4.11 is the same simulation except the phase shifter is set to make a $90^{\circ}$ phase- shift after 2 ns of simulation. Both graphs, blue and red are in-phase up to 2 ns and then there is about a $90^{\circ}$ phase-shift up to 4 ns . At 4 ns , the I\&Q swap block made another $90^{\circ}$ phaseshift making the total phase-shifting to about $180^{\circ}$. At 6 ns the I\&Q swap made a $180^{\circ}$ phase-shift which made the total phase-shifting about $270^{\circ}$. Finally from 8 ns to 10 ns the I\&Q swap produces a $270^{\circ}$ phase-shift and made the total phase about $360^{\circ}$ causing the two graphs to fully align again.

Transient


Fig. 4.11: Using Delay Cell and I\&Q Swap Block
The following figure shows the settling time of the LO chain, phase shifter, divide-by-two and I\&Q swap to the new phase shift. The top graph shows when the new phase shift is applied to the LO chain at the rising time of the pulse.


Fig. 4.12: Settling Time of the LO Chain

The red graph in the bottom picture is the output of the LO chain with no delay change which is used as a reference. The blue graph which is on top of the red graph before the new delay is applied is the output of the LO chain. The graph shows the new phase shift settled down in about one period of the signal. In this simulation 7 GHz was applied as a 2 LO to the delay block and therefore the output of the LO chain is 3.5 GHz .

### 4.2 Mixer and Combiner

Fig. 4.13 shows the core of the mixer, which is based on the Gilbert mixer concept. The two bottom transistors convert the input RF signals coming from the splitter amplifier into the current. The current is then switched by the LO signals and the switched current is converted to the output voltage in the resistive load.


Fig. 4.13: Core of the Mixer
Fig. 4.14 shows one set of mixers that generate one of the quadrature base band signals ( $I_{p}, I_{n}$, and $\left.Q_{p}, \mathrm{Q}_{\mathrm{n}}\right)$.

For a 2-by-2 MIMO, two sets of these mixers are required to generate two base band quadrature outputs. The inputs to these mixers are one of the two outputs of each splitter amplifier and the quadrature outputs of the two LO chains.


Fig. 4.14: Set of Four Mixers to Generate One Quadrature Output
The switched RF currents from the mixers core combine in the resistive load as it is shown in Fig. 4.14. The outputs of the combined signals are DC-coupled to the base band buffers.


Fig. 4.15: Single Path Mixer Gain

The common mode voltage at the output of the combiner is set to 1.2 V and some circuitry has been added to maintain the output common mode voltage versus temperature and process variation. Fig 4.15 shows the gain of the single path mixer where the input RF was set at 2.5 GHz .

### 4.3 LNA

The LNA is designed to provide a high gain with a very low noise figure for a wide range of frequencies. For a 2-by-2 MIMO, two of these LNAs are used to amplify the input signals from the antenna array. Fig. 4.16 shows the core of the LNA which is based on the cascode architecture with a resistive load.


Fig. 4.16: Core of LNA
Using the resistive load makes the LNA wide band and therefore usable for a wide range of frequencies. The drain of the input transistor pairs are connected to the source of the cascode transistors. As shown in Fig. 4.16, there are two transistors in the top that are used to control the gain of the LNA. These transistors can turn on or off by using two control bits $G_{1}$ and $G_{2}$.


Fig. 4.17: Gain of LNA versus Control Bits
By turning the transistor on, it makes a path between the differential outputs signals to reduce the gain of the LNA. Fig. 4.17 shows that the gain of the LNA can change from 34 dB to 22 dB in 4 steps by two control bits.


Fig. 4.18: Noise Figure of LNA for 2.5 GHz Band
This simulation is done at the 2.5 GHz . If the strength of the input signal is high, the gain of the LNA can be reduced by a base band processor in order to maintain the required
signal to noise ratio. The noise of the LNA is the most critical component in the overall noise of the receiver chain. Firii's equation 3.14 shows the LNA noise is directly added to the overall noise figure of the receiver chain with no attenuation. This means the noise figure of the LNA should be low enough to minimize the system noise figure. Fig. 4.18 shows the noise figure of the LNA for a 2.5 GHz band versus the gain control bits. As it is shown, the noise figure is less than 1.4 dB for all the gain settings.

### 4.4 Splitter Amplifier

For on-chip beam-forming with $m$ base band outputs, each RF input needs to split into $m$ outputs with independent gain control as shown in Fig. 3.1. Then for a 2-by-2 MIMO, each RF input needs to split into two outputs to drive the two sets of mixers.
Fig. 4.19 is the core of the splitter with a three bits gain control for each output. By using three bits one can generate eight different gain levels. The gain is set by turning on or off the three transmission gate switches in the output that are binary coded. The input differential RF signals coming from the LNA goes to the input differential pairs and the output is connected to two sets of cascoded pairs.


Fig. 4.19: Core of Splitter Amplifier

This architecture can be easily extended to higher number of outputs by increasing the number of the cascode pair transistors. The output of cascoded transistors goes to two sets of resistive loads.

Fig. 4.20 shows the gain of one of the outputs versus the control digits at 2.5 GHz . In this example the total gain of the LNA and splitter amplifier has been simulated.


Fig. 4.20: Gain of Splitter versus 3 Bits Controllers
While the LNA gain is constant and set to maximum, the splitter gain is varying by three control bits. It is seen that there is about a 12 dB gain variation that is controlled by these bits.

### 4.5 Base Band Buffer

The base band buffer is needed in order to drive off-chip components and capacitors, as well as the on-chip parasitic capacitor of the pad. The base band buffer is composed of the unity gain Op-Amp and output driver. The unity gain buffer isolates the output of the mixers from the output driver. The output driver is capable of driving capacitive load up to 100 pF at 20 MHz .

### 4.6 Serial Peripheral Interface

A digital control interface is needed since there are about 60 control bits. This makes it impossible to have separate pins for each of them. The SPI is controlled and
programmed by the DSP or computer through the Clk, Data_In, Data_Out, Sel_n and Res_n pins as shown in Fig. 4.21. The SPI is capable of being written or read by the DSP through the Data_In and Data_Out pins. The Res_n pin is used to reset the SPI and the Sel_n pin is used by the DSP to start sending data to the SPI as a read or write request. The SPI includes 16 registers, each with a length of 11 bits, which makes it capable of writing to $16 \times 11=176$ control bits. Four bits are used to address these registers starting from 0000 to 1111 . In order to write or read a register, the DSP sets the Sel_n to low and at the same time starts sending data.


Fig. 4.21: SPI Connection to DSP
The first bit is used to determine whether it is a write or read request. If the first bit is 0 , it indicates the DSP is willing to write to the register and if it is 1 , it will read a register. The next 4 bits are the address starting from the MSB to the LSB and then there are 11 bits of data starting from the MSB to the LSB. As soon as the last bit is sent, the Sel_n goes to high in the next rising edge of the Clk as shown in the following picture.


Fig. 4.22: Timing for Write on SPI

In the write mode, the SPI is designed to dump all data on the controllers at once if the DSP sends data for more than one register to the SPI. All data is dumped to the controllers as soon as the Sel_n pin set to 1 by the DSP as shown in Fig. 4.23. Having this feature helps the DSP to calculate the new values for the phase shifters faster since all of them change at the same time.


Fig. 4.23: Multiple Write on SPI
The read procedure is shown in Fig. 4.24. It shows that the first bit is 1 which means the DSP requests for reading a register, and then four address bits start from the MSB to the LSB. The Sel_n is set to low on the rising edge of the Clk and at the same rising edge of the Clk, the address is sent to the SPI. The Sel_n goes high on the next rising edge of the Clk after the last bit of address (LSB) has been sent. The requested register data is sent to the DSP on the Data_Out pin on the next falling edge of the Clk starting from the MSB to the LSB. The DSP starts reading the DATA on the next rising edge of the Clk right after Sel_n has gone high. The following picture illustrates the reading procedure.


Fig. 4.24: Reading Register

### 4.7 Top Level Layout

Fig. 4.25 shows the layout of the 2-by-2 MIMO chip. The LO chains blocks are located on the left side of the chip and it outputs after buffering, drives the mixers and
combiners that are located at the center of the chip. The outputs of the mixers are connected to the base band buffers, which are connected to the output pads on the right side of the chip. The RF inputs coming from the antennas array are going to the two LNAs at the lower part of the chip.


Fig. 4.25: Layout of 2-by-2 MIMO

The outputs of the LNAs are connected to the splitter/amplifiers, which are located above the LNAs. The SPI is at the top right corner of the chip and the control signals are going
to all of the blocks. The chip has a total area of $2 \mathrm{~mm}^{2}$ and has been designed in CMOS 90 nm using STMicroelectronics technology.

### 4.8 Top Level Simulation Results

Fig. 4.26 shows the output base band signals, OUT_1 and OUT_2 as it is shown in Fig. 4.1. When phase-shifting is applied just to one of the base bands, OUT_1, and another base band, OUT_2, is used as the reference. In this simulation the RF input signals to the LNAs are set at 2.52 GHz and the 2 LO signal is set at 5 GHz which is applied to the phase shifters. Therefore, the base band signals' frequency is 20 MHz .


Fig. 4.26: Base Band Phase-Shifting

In this graph OUT1_I, OUT2_I and OUT1_Q, OUT2_Q are the single ended of the I\&Q quadratures signals of the base bands OUT_1 and OUT_2 respectively. The top graph shows how $90^{\circ}$ phase-shifting is applied to the OUT_1 base band signal. When the pulse goes high, the phase shifters change the phase of the OUT_1 base band signal by $90^{\circ}$ and when it goes down, phase shift goes back to zero. The two bottom graphs show how the phase of OUT1_I and OUT1_Q are changing with respect to the OUT2_I and OUT2_Q that are not phase-shifted. It is observed, the phase of the base band signals at OUT1 have changed by $90^{\circ}$ as soon as the LO phase is changed by the phase shifters.

The second simulation shows how the I\&Q swap, changes the phase of the base band signals. Again the OUT2 has no phase-shift and is used as a reference.


Fig. 4.27: Base Band Phase-Shifting Using I\&Q Swap
In Fig. 4.27 the middle graph is OUT2 that experiences no phase-shift and is used as a reference. The top graph shows how the phase of OUT1_I (blue) changed relative to that of OUT2_I (red), which is considered as a reference. Both graphs have the same phase and covered each other from 0 to 32 ns . At this point, I and Q of the OUT1 phase shifters are swapped to make a $90^{\circ}$ phase-shift. Fig. 4.27 shows that the phase of the OUT1_I changed by $90^{\circ}$ from 320 ns to 420 ns . At 420 ns the I and Q changed to make a $180^{\circ}$ phase-shift, and again at 520ns the phase of the OUT1_I relative to the OUT2_I becomes
$270^{\circ}$. Finally, at 620 ns the I and Q swapped back to the original position and both graphs fully align again. The bottom graph shows the OUT1_I and OUT1_Q's quadrature signals maintain their phase difference through the I\&Q swap.

## Chapter 5 Measurement Results

Fig.5.1 is the picture of the die that was designed using STMicroelectronics 90 nm CMOS technology. The chip is not packaged and it is wire bonded onto the test board as shown in the Fig. 5.2 . The test board is 10.1 cm by 7.4 cm with two layers of metallization. There is a microcontroller on the test board that is able to communicate with the MIMO chip through the SPI.


Fig. 5.1: Picture of the Die

There are also three regulators on the test board that provide the $3.6 \mathrm{~V}, 2.5 \mathrm{~V}$ and 1.2 V voltages to supply power to the microcontroller, analog and digital blocks on the chip respectively. The chip is wire bonded to the test board and the two base band output signals are routed to the one side of the test board as shown in Fig. 5.2.


Fig. 5.2: Test Board
The inputs to the LNAs are routed perpendicularly to minimize the coupling between them. An application program has been developed in order to communicate with microcontroller as shown in Fig. 5.3. All the control bits on the chip can be set by the application program. This included enabling the LNAs, the LNAs gain setting, the splitter amplifiers gain setting, the mixers enables, the I\&Q swap controllers and the delay of four phase shifters. There is also a reset button that is used to reset all the registers on the chip. This program is capable of reading back the last control bit that is sent to the chip, or read back all the SPI registers to make sure the registers are programmed properly. In addition, the program is able to write all registers at the same time by first sending the all
data to the SPI and then by clicking on the "Write All MIMO Registers" button, the SPI then sends data to the registers.


Fig. 5.3: MIMO Chip Application Program
Fig. 5.4 shows the test setup that was used to measure the chip. As shown, the output of one of the signal generators passes through a splitter to supply the LNAs, and another signal generator is used to provide the 2 LO signal. The outputs of the chip connect to the oscillator or spectrum analyzer depending on the test requirements. The test board is also connected to the PC in order to set the control bits of the chip. There is also a power supply to provide a 6 V voltage to the on board regulators.


Fig. 5.4: Test Setup

### 5.1 Phase Shifter Measurement

The different characteristics of the phase shifter have been measured included the I\&Q swap functionality, phase shifter resolution, phase shifter frequency coverage for both architectures (a) and (b) in Fig. 5.5 and the phase shifter's current consumption versus frequency.


Fig. 5.5: LO Chain Architectures
The I\&Q swap is a major feature in the LO chain to reduce the phase shifting requirement for both architectures shown in Fig.5.5. As it was explained in Chapter 3, the I\&Q swap reduces the required phase shift to $180^{\circ}$ for case (a) and $90^{\circ}$ for case (b). Fig. 5.6 shows the measurement results of the I\&Q blocks functionality.


Fig. 5.6: I\&Q Functionality
The dark blue waveform is the original output base band signal where the I\&Q block does not change the phase. The red waveform is generated by rotating the $I$ and $Q$ signals by 90 degree clockwise. As it was expected, the phase was changed by $90^{\circ}$. The yellow waveform is generated by swapping the $I_{p}$ with $I_{n}$ and $Q_{p}$ with the $Q_{n}$ making it $180^{\circ}$ out of phase compare to the original signal (dark blue). The light blue waveform is created by swapping the $I$ with the $Q$ signal and then $Q_{p}$ with the $Q_{n}$ to make a $270^{\circ}$ phase shift. It was not possible to accurately measure the minimum delay of the base band signal when the phase shifter changed by 1LSB (resolution of the phase shifter) due to the high resolution of the delay cell. Therefore, the phase shifter was set to introduce a higher delay and then the total delay was divided by the phase shifter's control bits value. This measurement has been repeated for different frequencies and on several dies; the results were pretty consistent. The average resolution of the proposed phase shifter at the output base band signal was 1.32 ps which is close to the simulated 1 ps result in Chapter 4 . The simulation was done on the schematic view of the LO chain; therefore the effects of the layout parasitic capacitors were not taken into account. The digital kit was used to design the chip, so the modeling might not be very accurate at high frequencies. These can explain the differences found between the measurement and simulation results.

The measurements also show that the phase shifter is able to work properly to about 6 GHz which is less than simulation result of 7 GHz . To calculate the maximum delay that the phase shifter can make in the output of the I\&Q block, all 7 phase shifter control bits were set to one, then

$$
\begin{equation*}
\text { Delay }_{M A X}=127 * 1.32 p s=167.64 p s \tag{5.1}
\end{equation*}
$$

Now, to calculate the minimum frequency for which the phase shifter can achieve a $90^{\circ}$ phase shift, the maximum calculated delay in 5.1 should be multiplied by four, so:

$$
\begin{equation*}
L O_{\text {Period }}=\operatorname{Delay}_{M A X} * 4 \approx 671 p s \tag{5.2}
\end{equation*}
$$

Then, $R F_{\text {MIN }}=L O_{\text {MIN }}=\frac{1}{L O_{\text {Period }}} \approx 1.5 \mathrm{GHz}$
And therefore, $2 \mathrm{LO}_{M I N}=3 \mathrm{GHz}$


Fig. 5.7: Minimum Frequency Coverage for Architecture (a)
The chip was measured when the 3 GHz signal was applied as a 2 LO , and a 1.501 GHz was applied as the input to the LNAs. The base band signal was measured for two cases. The first case, all the phase shifters control bits were set to zero and the second case, all control bits were set to one. The measurement results in Fig. 5.7 show that the base band
signal phase changed by about $90^{\circ}$ as expected. The red signal is the result of setting all phase shifter control bits to zero, and the blue one is with all bits set to one.

Fig. 5.8 shows the same measurement but with a different setting for the phase shifter control bits. In this measurement, the control bits are set to 0 dec (decimal), $15 \mathrm{dec}, 31 \mathrm{dec}$, 63dec and 127dec. As shown in Fig.5.8 the phase changed accordingly.


Fig. 5.8: Phase Shifting for Different Control Bits Setting
In this picture the red is the measurement result of setting all bits to zero, and the dark blue is when all bits are set to one (127dec), and the other control bits setting measurement results lay between these two results. As it is calculated in 5.3, the minimum frequency required for the phase shifter to be able to create a $90^{\circ}$ phase shift for both architectures (a) and (b) when referred to the input of the LNA is 1.5 GHz . Based on the measurement results, the phase shifter is able to work properly to about 6 GHz . It means the maximum frequency of the RF signal when referred to the input of the LNA is about 3 GHz and 6 Hz for architecture (a) and (b) respectively.

The current consumption of the phase shifter has been measured for different frequencies as shown in Fig. 5.9. The measurement result is matched with the simulation result for the frequencies lower than 5 GHz and then the current started to drop. The phase shifter was not able to work properly as it gets close to 6 GHz and eventually stops operating.

Although in the simulation the phase shifter was able to work properly up to 7 GHz . The discrepancy is due to the parasitic capacitors of the layout which were not included in the simulation. To make the phase shifter work in a higher frequency, the delay cell should be designed with a higher speed as is explained in section 3.2. Also, by adding more delay cells to the phase shifter, one could increase the lower end frequency coverage of the phase shifter.


Fig. 5.9: Phase Shifter Current Consumption

### 5.2 Receiver Measurements

The gain of the receiver can be changed by adjusting the gain of the LNA and splitter amplifier. The gain of the LNA is changed by two control bits. The following table shows the measurement and simulation results of the LNA gain variation versus the control bits. As it shows, the total gain variation of the LNA is 12.5 dB and 10.5 dB for the simulation and measurement respectively.

The receiver gain can be also be adjusted by using the splitter amplifier control bits. There are three bits that are used to change the gain of the splitter amplifier.

Table 5.1: LNA Gain Variation versus Control Bits

| LNA | Amplitude | $\Delta$ Gain | $\Delta$ Gain | GV | GV |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Measurement | Measurement | Simulation | Measurement | Simulation |
| Control <br> Bits | mV | dB | dB | dB |  |
| 00 | 84 | - | - |  | dB |
| 01 | 40 | 6.4 | 6.6 | 10.5 | 12.5 |
| 10 | 31 | 2.2 | 3.5 |  |  |
| 11 | 25 | 1.9 | 2.4 |  |  |

The following table is the measurement and simulation results of the gain variation of the splitter amplifier versus the three control bits. As it is shown, the gain variation is about 8.2 dB and 12.6 dB for the measurement and the simulation results. The source of the discrepancy between simulation and measurement is mostly due to the parasitic capacitance of the long traces that connect the output of the splitter amplifiers to the mixers.

Table 5.2: Splitter Amplifire Gain Variation versus Control Bits

| Splitter <br> Amplifier | Amplitude | $\Delta$ Gain | $\Delta$ Gain | GV | GV |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  | Measurement | Measurement | Simulation | Measurement | Simulation |
| Control Bits | mV | dB | dB | dB | dB |
| 000 | 84 | - | - |  |  |
| 001 | 70 | 1.6 | 3 |  |  |
| 010 | 59 | 1.5 | 2.6 | 8.2 | 12.6 |
| 011 | 52 | 1.1 | 1.8 |  |  |
| 100 | 46 | 1.1 | 1.6 |  |  |
| 101 | 41 | 1.0 | 1.4 |  |  |
| 110 | 37 | 0.9 | 1.2 |  |  |
| 111 | 33 | 1.0 | 1 |  |  |

The amplitude of the output base band signal can be controlled by changing the phase of the LO signals through the phase shifters. The two input RF signals are amplified by the LNAs and splitter amplifiers before mixing and combining in the mixer. By adjusting the phase of the LO signal, one could minimize the phase difference of the
two RF signals and therefore maximize the amplitude of the output base band signal. In fact, the amplitude of the output base band signal is a function of the phase difference between the input RF signals to the mixer which are controllable by the LO signals. Fig. 5.10 shows how the power of the output base band signal varies by the phase of the LO signal. In this measurement, 3 GHz was applied as a 2 LO signal and 1.501 GHz was applied as the input RF signal. As it shows, when the phase difference is $180^{\circ}$, the output signal is attenuated by about 25 dB . In this measurement, the phase of one of the input RF signals relative to the other one is changed from $0^{\circ}-360^{\circ}$. The maximum attenuation of the output signal at 180 degree phase difference is limited by couple of factors. The amplitude mismatch of the two input RF signals at the input of the mixers reduce the attenuation. The other factor is the quadrature LO signals phase error due to the transistors and layout mismatches.


Fig. 5.10: Output Power Variation versus Phase Difference

### 5.3 Proposed Method to Reduce Phase Shifter Variation versus Temperature and Process Variations

As shown in Chapter 3, the delay of the delay cell is a function of the temperature. Increasing the temperature increases the delay since the mobility of the electrons or holes depend on the absolute temperature. Fig. 3.10 shows the variation of the delay versus the temperature. Equation 3.7 shows that the delay is changed due to the process variation as well. The process variation might change the width, length or the threshold voltage, and therefore changes the delay of the phase shifter. The other parameter that could potentially change the delay of the phase shifter is the power supply. As equation 3.7 shows, the delay of an inverter is inversely proportional to the power supply. Therefore, by adjusting the phase shifter power supply, one could significantly reduce the variation of the phase shifter versus the temperature and process variation. Fig. 5.11 is a block diagram that illustrates the proposed method for improving performance stability.


Fig. 5.11: Proposed Method to Reduce Delay Variation
In order to control the power supply of the phase shifters, a dummy phase shifter is used to monitor the delay variation. The 2LO signal (or LO in case of using architecture (b) in Fig. 5.5) is applied to both the phase shifter and to the phase detector. In this architecture a JK flip-flop was used as the phase detector. The output of the phase detector is a
function of the phase difference between the 2LO signal and the phase shifted 2LO at the output of the phase shifter. The output of the phase detector is averaged by the low pass filter which is linearly proportional to the phase difference between the 2 LO and the phase shifted 2 LO signals. The operation and the transfer characteristics of the JK flipflop phase detector are shown in Fig.5.12 [40]. The output of the low pass filter is zero when both input signals to the phase detector are in phase, and it increases if the phase difference increases. In fact, the output voltage of the low pass filter represents the delay between the 2LO and the phase shifted 2LO signal. As shown in Fig.5.12, the transfer function of the phase detector is given by

$$
\begin{equation*}
k_{p d}=\frac{V_{o}}{2 \pi} \tag{5.5}
\end{equation*}
$$



Fig. 5.12: (a) JK flip-flop (b) operation of JK flip-flop (c) transfer characteristic The low pass filter is a RC filter and its transfer function is given by,

$$
\begin{align*}
& G_{l p f}(s)=\frac{1}{1+\frac{s}{p_{l p f}}}  \tag{5.6}\\
& \text { where, } p_{l p f}=\frac{1}{R C} \tag{5.7}
\end{align*}
$$

The amplifier is the next block in Fig. 5.11 that amplifies the difference between the reference voltage (Vref) and the output voltage of the low pass filter. The value of the Vref is basically defined by the phase difference between the 2 LO and the phase shifted 2 LO . The amplifier transfer function is given by,

$$
\begin{equation*}
G_{a m p}(s)=\frac{G_{a m p}}{1+\frac{s}{p_{a m p}}} \tag{5.8}
\end{equation*}
$$

where $G_{a m p}$ and $p_{\text {amp }}$ are the gain and the dominant pole of the amplifier respectively. The output of the amplifier is used as the reference voltage for the LDO (Low Drop Out) regulator in Fig.5.11. The LDO is based on a unity gain Opamp and its transfer function is given by,

$$
\begin{equation*}
G_{l d o}(s)=\frac{1}{1+\frac{s}{p_{l d o}}} \tag{5.9}
\end{equation*}
$$

As it is shown in Chapter 3, the delay of the delay cell is given by,

$$
\begin{equation*}
t_{p s h}=\frac{C_{L}}{k V_{L D O}} \tag{5.10}
\end{equation*}
$$

where $C_{L}$ is the total load capacitance and $k$ is given by,

$$
\begin{equation*}
k=\frac{\mu C_{o x}}{2} \frac{W}{L} \tag{5.11}
\end{equation*}
$$

By assuming that the loop is in a steady state mode, the $V_{L D O}$ is,

$$
V_{L D O}=V_{o}+v
$$

where $V_{o}$ and $v$ are the nominal DC supply voltage and variable voltage respectively. Therefore 5.10 can re-written as,

$$
\begin{equation*}
t_{p s h}=\frac{C_{L}}{k\left(V_{o}+v\right)} \tag{5.12}
\end{equation*}
$$

By using the Maclaurin Series we have,

$$
\begin{equation*}
t_{p s h}=\frac{C_{L}}{k V_{o}}-\frac{C_{L}}{k V_{o}^{2}} v+\frac{C_{L}}{k V_{o}^{3}} v^{2} \tag{5.13}
\end{equation*}
$$

Therefore, by ignoring the high order terms in 5.13, the variation of the delay due to the LDO voltage is given by,

$$
\begin{equation*}
t_{p s h} \approx \frac{-C_{L}}{k V_{o}^{2}} v \tag{5.14}
\end{equation*}
$$

So, the phase variation of the 2 LO signal at the output of the phase shifter is calculated as,

$$
\begin{equation*}
\varphi_{p s h}=\frac{-2 \pi C_{L}}{k V_{o}^{2} T} v \tag{5.15}
\end{equation*}
$$

where $T$ is the period of the 2 LO signal. By using 5.15 , the transfer function of the phase shifter becomes,

$$
\begin{equation*}
k_{p s h}=\frac{-2 \pi C_{L}}{k V_{o}^{2} T} \tag{5.16}
\end{equation*}
$$



Fig. 5.13: Linear Model

The linear model of the proposed circuit is shown in Fig.5.13 and can be viewed as a standard feedback system. Then, the open loop transfer function is given by,

$$
\begin{equation*}
H_{o l}(s)=\frac{k_{p s h} k_{p d} G_{a m p}}{\left(1+\frac{s}{p_{l p f}}\right)\left(1+\frac{s}{p_{a m p}}\right)\left(1+\frac{s}{p_{l d o}}\right)} \tag{5.17}
\end{equation*}
$$

The bode plot of the open loop transfer function is shown in Fig.5.14.


Fig. 5.14: the Bode Plot of Open Loop Transfer Function
As it is shown in 5.17, there are at least three poles and since each pole introduced a $90^{\circ}$ phase shift, the loop is unstable. One could stabilize the loop by moving the low pass filter pole ( $p_{l p f}$ ) towards a lower frequency to make a dominant pole. In order to calculate the location of the low pass filter pole, the amplifier pole ( $p_{\text {amp }}$ ) should cross the frequency axis [39]. Given the $G_{(d B)}$ as the total DC loop gain, one can calculate the pole of the low pass filter as shown in Fig.5.15. In order to make sure that the pole of the amplifier crosses the frequency axis, the pole of the low pass filter should be located at,

$$
\begin{equation*}
p_{l p f}=\frac{p_{a m p}}{10^{\frac{G}{20}}} \tag{5.18}
\end{equation*}
$$

This method of stabilizing the loop reduces the bandwidth and therefore the tracking speed of the loop. Since the temperature changes at a very slow rate, this method is a practical and suitable way to control the temperature variation effects on the delay cell. Having the second pole ( $p_{\text {amp }}$ ) crossed the frequency axis, provides a $45^{\circ}$ phase margin. The phase margin can be improved by moving the pole of the low pass filter further towards a lower frequency.
If a high DC gain is needed for a small steady-state error with a high speed tracking capability, a lag-lead filter which is shown in Fig.5.16 can be used.


Fig. 5.15: Low Pass Filter Pole Location
The lag-lead filter transfer function is given by [40],

$$
\begin{equation*}
G_{l p f}(s)=\frac{1+\frac{s}{z_{l p f}}}{1+\frac{s}{p_{l p f}}} \tag{5.19}
\end{equation*}
$$

with $z_{l p f}=\frac{1}{R_{2} C}$ and $p_{l p f}=\frac{1}{\left(R_{1}+R_{2}\right) C}$


Fig. 5.16: Lag-Lead Filter
The zero in the transfer function of the low pass filter gives more design flexibility to increase the bandwidth or the DC gain of the loop.


Fig. 5.17: Bode Plot
Fig.5.17 shows the Bode and the phase plot of the open loop transfer function. As shown, the zero helps to mitigate the impact of the amplifier pole on the phase margin. Therefore, a higher bandwidth or DC gain can be achieved.

### 5.3.1 Simulation Results

The proposed method to reduce the phase shifter variability has been evaluated by simulation using STMicroelectronics 90nm CMOS technology. Fig.5.18. shows the test bench that was used to simulate the phase shifter phase variation over temperature with a fixed power supply. For this simulation, the 2 LO signal frequency was set to 4 GHz and a 1.2 V fixed power supply was used to supply the phase shifter. The phase difference between the 2 LO signal and the phase shifted 2 LO at the phase shifter's output at $25^{\circ}$ Celsius was about $185^{\circ}$.

Then, the temperature was swept from $-10^{\circ}$ to $100^{\circ}$ and as shown in Fig.5.19, the phase varied from $170^{\circ}$ to $215^{\circ}$.


Fig. 5.18: Phase Shifter with Fixed Power Supply
This much variation in the phase might not be an issue for some applications that are not sensitive to the resolution of the phase shifter. However, the phase variation might not be compensated through an adaptive system because of the limitation of the phase shifter's total phase-shifting capability.
A simulation test bench was implemented based on the linear model in Fig.5.13. In this test bench, the 2 LO frequency was set to 4 GHz . The JK flip-flop was used as the phase detector and all bits of the phase shifter were set to one.


Fig. 5.19: Phase Variation over Temperature
At room temperature with a 1.2 V power supply, the phase shifter made about a 379 ps delay. Therefore the transfer function of the phase shifter $\left(k_{p s h}\right)$ is calculated as follows,

$$
\begin{gathered}
t_{p s h}=\frac{C_{L}}{k V_{o}} \\
\Rightarrow \frac{C_{L}}{k}=V_{o} t_{p s h} \\
\Rightarrow \frac{C_{L}}{k}=379 p s * 1.2 \mathrm{~V}=455 \mathrm{ps} \mathrm{~V}
\end{gathered}
$$

Then,

$$
\begin{gathered}
k_{p s h}=\frac{-2 \pi C_{L}}{k V_{o}^{2} T} \\
T=\frac{1}{4 G H z}=250 p s
\end{gathered}
$$

So,

$$
\begin{equation*}
k_{p s h}=\frac{-2 \pi * 455 p s V}{1.2^{2} * 250 p s} \approx-8 \tag{5.20}
\end{equation*}
$$

Since the JK flip-flop has been used for this simulation, the transfer characteristic of the phase detector (which is supplied with a fixed 1.2 V power supply) is given by,

$$
\begin{equation*}
k_{p d}=\frac{V_{o}}{2 \pi}=\frac{1.2}{2 \pi} \tag{5.21}
\end{equation*}
$$

The loop gain of the open loop transfer function given in 5.17 is set to $60 d B$; therefore the gain of the amplifier is calculated as follows,

$$
\begin{aligned}
& G=1000=k_{p s h} k_{p d} G_{a m p} \\
& \Rightarrow G_{a m p}=\frac{G}{k_{p s h} k_{p d}} \approx 655
\end{aligned}
$$

Then,

$$
\begin{equation*}
G_{a m p}(d B)=56 d B \tag{5.22}
\end{equation*}
$$

The amplifier provides a minimum 56 dB of gain with a pole located at 50 MHz . In order to stabilize the loop, the dominant pole method was used. The low pass filter pole is calculated by using 5.18 as follows,

$$
\begin{gather*}
p_{l p f}=\frac{p_{a m p}}{10^{\frac{G}{20}}} \\
\Rightarrow p_{l p f}=\frac{2 \pi * 50 \mathrm{MHz}}{10^{\frac{60 d B}{20}}}=2 \pi * 50 \mathrm{KHz} \tag{5.23}
\end{gather*}
$$

As it is calculated in 5.23 , by locating the pole of the low pass filter at 50 KHz , the pole of the amplifier crossed the frequency axis as shown in Fig. 5.15 which provides a $45^{\circ}$ phase margin. In order to improve the phase margin, the pole of the low pass filter is moved to 20 KHz and provides about a $70^{\circ}$ phase margin. Fig. 5.20 shows the test bench which is based on the calculated parameters for each block. The transfer function of each block is given as well.
The test bench in Fig. 5.20 was used to check the stability of the loop in the time domain. The reference voltage was set at 550 mV which is equivalent to a $165^{\circ}$ phase difference between the 2LO signal and the phase shifted 2LO at the output of the phase shifter. As it shows in Fig.5.21, it took 10us for the output of the low pass filter to reach 550 mV and locked onto the reference voltage (Vref). To see how the loop responses to the step signal, the Vref was abruptly changed from 550 mV to 650 mV (which is an equivalent to
a $195^{\circ}$ phase difference) and the low pass filter output voltage locked onto the new Vref value in about 5us with no sign of instability in the transient response as expected.


Fig. 5.20: Test Bench
Fig. 5.22 shows the phase shift variation when the temperature is swept from $-10^{\circ}$ to $100^{\circ}$ Celsius. The top graph in Fig. 5.22 is the phase difference and the bottom one is the output voltage of the LDO that supplies the phase shifter. As it is shown, the LDO output voltage is changed accordingly to maintain the delay of the phase shifter relatively
constant over the temperature variation. The total phase variation is less than $1^{\circ}$ compare to the open loop simulation result which is about $45^{\circ}$. In this simulation the reference voltage Vref was set to 620 mV which is equivalent to a $186^{\circ}$ phase difference.


Fig. 5.21: Transient Response
The process variation is another source of the phase shift variation. The proposed method could dramatically reduce the impact of the process variation on the phase shifter's performance. Fig. 5.23 shows the simulation results for the TT (NMOS typical, PMOS typical), SS (NMOS slow, PMOS slow), FF (NMOS fast, PMOS fast), SF (NMOS slow, PMOS fast) and FS (NMOS fast, PMOS slow) process corners. In this simulation, the reference voltage (Vref) was set at 400 mV which is equivalent to a $120^{\circ}$ phase difference.


Fig. 5.22: Phase and LDO Voltage Variation over Temperature


Fig 5:23: Performance of the Proposed Method on Process Variations

The top graphs in Fig. 5.23 shows how the output voltage of the low pass filter is locked at the 400 mV reference voltage (see Vref in Fig. 5.20) for different process corners. The bottom graphs shows the corresponding phase differences and all of them are locked at the $120^{\circ}$ phase difference.

The simulation results show that the proposed method is an effective way to maintain the phase shifter delay constant over the temperature and process variation. This method can be used to control the total delay of the phase shifter by adjusting the reference voltage of the amplifier (Vref) as well.

## Chapter 6 Conclusion and Future Work

The new active phase shifting scheme which was developed and verified during the course of this research has a few advantages over the other existing approaches and can be applied to a wide variety of intelligent integrated multi-antenna radio systems. The proposed phase shifter is fully transistor based and it is capable of achieving a very high phase shift resolution over a wide range of frequencies. To reduce the dependency of the phase shifter performance on process variations and temperature changes, an effective new stabilization method was proposed. However, the proposed phase shifter consumes more power and its maximum operating frequency is less than that of the other LO phase shifters. The following table compares the new phase shifter with other published LO phase shifters.

Table 6.1: LO Phase Shifters Summary

| Phase Shifter <br> $/$ <br> Criteria | Proposed <br> Phase Shifter | VCO <br> Phase Shifter | RC-Bridge <br> Phase Shifter |
| :---: | :---: | :---: | :---: |
| Resolution | V | X | V |
| Bandwidth | V | X | X |
| Stability | V | V | X |
| Area | $\vee$ | X | X |
| Power consumption | X | V | V |
| Maximum <br> Frequency | X | V | V |

Since we wished to file a patent application for the proposed phase shifter, we have not submitted any paper for publication before this thesis is finalized.

Being based on time-delay, the proposed approach is inherently wide band and can potentially be extended to Ultra-Wide-Band (UWB) systems. The beam-forming of a UWB antenna system is an important but highly challenging problem. Although the
present work has been focused on phase-shifting, the LO delay circuit can be modified for very broadband applications. This is another fruitful research direction.

Although the developed topology and integrated circuit was aimed at lower frequency (below 6 GHz ) applications such as wireless communication and sensor network, there is a huge potential to extend the proposed techniques to much higher frequencies by investigating high frequency delay cells like the CML buffer. In fact, there is an ever increasing interest and R\&D activity in low-cost/complex smart integrated antenna array technologies for emerging microwave/millimeter-wave systems and applications (such as the newly released 60 GHz band for Gbps data communication, $20 \mathrm{GHz} / 30 \mathrm{GHz}$ land mobile satellite internet, etc.). High quality low-cost phase-shifting techniques, which can easily be integrated with the rest of the radio on the same chip, or in the same package, is a key enabler for such systems for mass market applications. One possible and very promising approach, is to use the developed method as an IF phase-shifting block for the whole system.

In addition, the proposed scheme can be extended to large antenna arrays. For this purpose, the architecture should become modularized and scalable. It is possible although, in principle to increase the number of channels on one chip. However, the rapid increase in complexity, cost, and reliability issues may make the multi-chip configuration a more feasible approach. Also, the proposed stabilization technique can be implemented to increase the robustness of the phase shifter.

The integration of the developed phase-shifting technique with multi-band antenna array modules for phased-array and adaptive MIMO applications can be investigated as well.

## References

[1] R. G. Stewart and M. N. Giuliano, " X band integrated diode phase shifter, " in GMTT Int. Microwave Symp. Dig.,May 1968.pp. 147-154.
[2] R. P. Coast, "An octave-band switched-line microstrip 3-b diode phase shifter,"IEEE Trans. Microw. Theory and Tech., vol. MTT-21, no. 7, pp.444-449, Jul, 1973.
[3] J. F. White, " High power, p-i-n diode controlled, microwave transmission phase shifters,'IEEE Trans. Microw. Theory and Tech. vol. MTT-13, no. 2, pp. 233242, Mar. 1965
[4] M. E. Davis, "Integrated diode phase-shifter elements for an X-band phase-array antenna," IEEE Trans. Microw. Theory and Tech, vol. MTT-23, no. 12, pp. 80-84, Dec. 1975.
[5] F. Ellinger, H. Jackel, and W. Bachtold, "Varactor-loaded transmission-line phase shifter at C-band using lumped elements," IEEE Trans. Microw. Theory and Tech. vol. 51, no. 4, pp. 1135-1140, Apr. 2003.
[6] R. N. Hardin, E. J. Downey, and J. Munushian, "Electronically variable phase shifters utilizing variable capacitance diodes, " Proc. Inst. Radio Eng., vol. 48, pp. 944-945, May 1960.
[7] J. P. Srarski, "Optimization of the matching network for hybrid coupler phase shifter," IEEE Trans. Microw. Theory and Tech. vol. MTT-25. no. 8, pp. 662-666, Aug. 1977.
[8] F. Ellinger, R. Vogt, and W. Bachtold, "Compact reflective type phase shifter MMIC for C-band using lumped element coupler," IEEE Trans. Microw. Theory and Tech. vol. 49, pp. 913-917, May 2001.
[9] F. Beaudoin et at., "A fully integrated tri-band, MIMO transceiver RFIC for 802.16e," IEEE Radio Freq. Integrated Circuit Symp. pp. 113-116, 2008.
[10] J. D. Fredrick, Y. Wang, and T. Itoh, "A smart antenna receiver array using a single RF channel and digital beamforming," IEEE Trans. Microw. Theory and Tech. vol. 50, NO. 12, pp. 3052-3058, December 2002.
[11] J. Nisbet, "Polar modulators for 1 and 2 GHz power amplifier correction," IEEE BCTM 5.4, pp. 94-97, 2001.,
[12] P-Y. Chen et at., "K-band HBT and HEMT monolithic active phase shifters Using vector sum method," IEEE Trans. Microw. Theory and Tech. vol. 52, no. 5, May 2004.
[13] S. J. Kim, and N. H. Myung, "A new active phase shifter using a vector sum method," IEEE Microw. and Guided Wave Letters, vol. , no. 6, June 2000.
[14] F. Ellinger, R. Vogt, and W. Bachtold, "Ultra compact, low loss, varactor tuned phase shifter MMIC at C-band," IEEE Microw. and Wireless Components letters, vol. 11, no. 3, March 2001.
[15] J. Paramesh, R. Bishop, K. Soumyanath, and D. Allstot, "A 1.4 V 5 GHz fourantenna Cartesian combining receiver in 90 nm CMOS for beamforming and spatial diversity applications," IEEE Int. Solid-State Circuit Conference, pp.2212. Feb. 2005.
[16] A. Hajimiri, A. Komijani, A. Natarajan, R. Chuara, and X. Guan, "Phase array systems in silicon," IEEE Communications Magazine, pp. 122-130. Aug. 2004.
[17] A. Hajimiri et al., "Integrated phased array systems in silicon" Proceedings of the IEEE, vol. 93, no. 9, pp. 1637-1655, Sep. 2005.
[18] H. T. Friis, "Noise figure of radio receivers," Proceedings. IRE, Vol. 32, pp. 419422, July 1944.
[19] M. Chua and K. W. Martin, "1 GHz Programmable analog phase shifter for adaptive antennas" IEEE Custom Integrated Circuits Conference, pp. 71-74, 1998.
[20] K. Nakahara et al., "A novel three phase-state phase shifter," IEEE int. Microw. Sym. Dig., pp.369-372, 1993.
[21] M. J. Gingell, "Single sideband modulation using sequence asymmetric polyphase networks," Elect. Commun, vol 48, pp21-25, 1973.
[22] T. Yu and G. M. Rebeiz, "A 24 GHz 4 -channel phased-array receiver in 0.13 um CMOS," IEEE Radio Freq. Integrated Circuit Symp., pp.361-364, 2008.
[23] T. Yu and G. M. Rebeiz, "A 24 GHz 6-bit CMOS phased-array receiver," IEEE Microw. and Wireless Components Letters, vol. 18, no. 6, pp. 422-424, 2008.
[24] D. Viveiros, Jr., D. Consonni and A. K. Jastrzebski, "A tunable all-pass MIMIC active phase shifter," IEEE Trans. Microw. Theory and Tech. vol., 50, no. 8, pp. 1885-1889 August 2002.
[25] M. Chu et al., "A 5Ghz wide-range CMOS active phase shifter for wireless beamforming applications," IEEE TU3B-5. pp. 47-50, 2006.
[26] H. Hayashi and M. Muraguchi, "An MMIC active phase shifter using a variable resonant circuit," IEEE Trans. Microw. Theory and Tech., vol., 47, no. , pp. 20212026, October 1999.
[27] K. J. Koh, and G. M. Rebeiz, " 0.13 um CMOS phase shifters for X-, Ku-, and Kband phased arrays," IEEE Journal of Solid-State Circuits, vol., 42, no. 11, pp. 2535-2546, November 2007.
[28] H. Hashemi et al., "A 24-GHz SiGe phased-array receiver LO phase-shifting approach," IEEE Trans. Microw. Theory and Tech., vol. 53, no. 2, pp. 614-626, February 2005.
[29] T. Yamaji, D. Kurose, O. Watanabe, S. Obayashi, and T. Itakura, "A four-input beam-forming downconverter for adaptive antennas," IEEE Journal of Solid-State Circuits, vol. 38, no. , pp. 1619-1625 October 2003.
[30] J. Savoj and B. Razavi, "A -Gb/s CMOS clock and data recovery circuit with a half-rate binary phase-frequency detector," IEEE Journal of Solid-State Circuits, vol. 38, no. 1, pp. 13-21, January 2003.
[31] Y. Palaskas et al., "A 5-GHz 8-Mb/s 2x2 MIMO transceiver RFIC with fully integrated $20.5-\mathrm{dBm}$ P1dB power amplifiers in $90-\mathrm{nm}$ CMOS," IEEE journal of Solid-State Circuits, vol. 41, no. 12, pp. 2746-2756, Dec. 2006.
[32] T. W. Nuteson, and G. S. Mitchell, "Digital beamforming for smart antennas," IEEE MTT-S Digest, pp. 125-128, 2001.
[33] Z. Shenghua, X. Dazhuan, J. Xueming, "A new receiver architecture for smart antenna with digital beamforming," IEEE Int. Sym. On Microw., Antenna, Propagation and EMC Tech. for Wireless Communication Proceedings, pp. 3840, 2005.
[34] J. M. Rabaey, " Digital Integrated Circuits, " Prentice Hall Electronic and VLSI Series, 1996
[35] B. Razavi, "RF Microelectronics," Prentice Hall, 1997
[36] T. Yamaji, H. Tanimoto, S. Obayashi, and Y. Suzuki, "A Si 2-GHz 5-bit LO phase-Shifting downconverter for adaptive antennas, "in Proc. Symp. VLSI Circuits, 2000, pp. 66-67.
[37] David A. Johns, Ken Martin, "Analog Integrated Circuit Design," John Wiley \& Sons, 1997
[38] Paul R. Gray, Robert G. Meyer, "Analysis and Design of Analog Integrated Circuits, "John Wiley \& Sons, 1997
[39] B. Razavi, "Design of Analog CMOS Integrated Circuits," McGra-Hil, 2000
[40] Bram De Muer and Michiel Steyaert, "CMOS FRACTIONAL-N SYNTHESIZERS," Kluwer Academic Publishers 2003
[41] C.G Sodin, P.K. Ko and J.L. Moil, "The Effect of High Field on MOS Device and Circuit Performance," IEEE Tran. on Electron Devices, vol. 31, pp. 1386-1393, Oct. 1984.
[42] T. Sakurai and A. Richard Newton, "Alpha-Power Law MOSFET Model and its Applications to CMOS Inverter Delay and Other Formulas," IEEE Journal of Solid-State Circuits, vol. 25, no. 2, April 1990.

